công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

ST72324BJ2 bảng dữ liệu(PDF) 106 Page - STMicroelectronics

tên linh kiện ST72324BJ2
Giải thích chi tiết về linh kiện  8-bit MCU, 3.8 to 5.5 V operating range with 8 to 32 Kbyte Flash/ROM, 10-bit ADC, 4 timers, SPI, SCI
PDF  188 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  STMICROELECTRONICS [STMicroelectronics]
Trang chủ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST72324BJ2 bảng dữ liệu(HTML) 106 Page - STMicroelectronics

Back Button ST72324BJ2 Datasheet HTML 102Page - STMicroelectronics ST72324BJ2 Datasheet HTML 103Page - STMicroelectronics ST72324BJ2 Datasheet HTML 104Page - STMicroelectronics ST72324BJ2 Datasheet HTML 105Page - STMicroelectronics ST72324BJ2 Datasheet HTML 106Page - STMicroelectronics ST72324BJ2 Datasheet HTML 107Page - STMicroelectronics ST72324BJ2 Datasheet HTML 108Page - STMicroelectronics ST72324BJ2 Datasheet HTML 109Page - STMicroelectronics ST72324BJ2 Datasheet HTML 110Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 106 / 188 page
background image
On-chip peripherals
ST72324B
106/188
10.5.4
Functional description
The block diagram of the serial control interface is shown in Figure 57. It contains six
dedicated registers:
●
2 control registers (SCICR1 and SCICR2)
●
a status register (SCISR)
●
a baud rate register (SCIBRR)
●
an extended prescaler receiver register (SCIERPR)
●
an extended prescaler transmitter register (SCIETPR)
Refer to the register descriptions in Section 10.5.7 for the definitions of each bit.
Serial data format
Word length may be selected as being either 8 or 9 bits by programming the M bit in the
SCICR1 register (see Figure 57).
The TDO pin is in low state during the start bit.
The TDO pin is in high state during the stop bit.
An Idle character is interpreted as an entire frame of ‘1’s followed by the start bit of the next
frame which contains data.
A Break character is interpreted on receiving ‘0’s for some multiple of the frame period. At
the end of the last break frame the transmitter inserts an extra ‘1’ bit to acknowledge the
start bit.
Transmission and reception are driven by their own baud rate generator.
Figure 58.
Word length programming
bit 0
bit 1
bit 2
bit 3
bit 4
bit 5
bit 6
bit 7
bit 8
Start
bit
Stop
bit
Next
Start
bit
Idle frame
bit 0
bit 1
bit 2
bit 3
bit 4
bit 5
bit 6
bit 7
Start
bit
Stop
Bit
Next
Start
bit
Start
bit
Start
bit
9-bit word length (M bit is set)
8-bit word length (M bit is reset)
Possible
Parity
bit
Possible
Parity
bit
Break frame
Start
bit
Extra
’1’
Data frame
Start
bit
Extra
’1’
Data frame
Next data frame
Next data frame
Idle frame
Break frame



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com