| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
TPS3435CGLEFDDFR bảng dữ liệu(PDF) 7 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TPS3435CGLEFDDFR bảng dữ liệu(HTML) 7 Page - Texas Instruments |
|
7 / 39 page ![]() 6 Specifications 6.1 Absolute Maximum Ratings over operating free-air temperature range, unless otherwise noted(1) MIN MAX UNIT Voltage VDD –0.3 6.5 V Voltage CWD, CRST, WD–EN, SETx, WDI, MR (2), RESET (Push Pull), WDO (Push Pull) –0.3 VDD+0.3 (3) V RESET (Open Drain), WDO (Open Drain) –0.3 6.5 Current RESET, WDO pin –20 20 mA Temperature (4) Operating ambient temperature, TA –40 125 ℃ Temperature Storage, Tstg –65 150 (1) Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. (2) If the logic signal driving MR is less than VDD, then additional current flows into VDD and out of MR. (3) The absolute maximum rating is (VDD + 0.3)V or 6.5V, whichever is smaller (4) As a result of the low dissipated power in this device, it is assumed that TJ = TA. 6.2 ESD Ratings VALUE UNIT V(ESD) Electrostatic discharge Human body model (HBM), per AEC Q100-002(1) ±2000 V Charged device model (CDM), per AEC Q100-011 ±750 (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification. 6.3 Recommended Operating Conditions over operating free-air temperature range (unless otherwise noted) MIN NOM MAX UNIT Voltage VDD (Active Low output) 0.9 6 V CWD, CRST, WD–EN, SETx, WDI, MR (1) 0 VDD RESET (Open Drain) , WDO (Open Drain) 0 6 RESET (Open Drain) , WDO (Push Pull) 0 VDD Current RESET, WDO pin current –5 5 mA CRST CRST pin capacitor range 1.5 1800 nF CWD CWD pin capacitor range 1.5 1000 nF TA Operating ambient temperature –40 125 ℃ (1) If the logic signal driving MR is less than VDD, then additional current flows into VDD and out of MR. VMR should not be higher than VDD. www.ti.com TPS35-Q1 SLVSGE8B – NOVEMBER 2022 – REVISED AUGUST 2024 Copyright © 2024 Texas Instruments Incorporated Submit Document Feedback 7 Product Folder Links: TPS35-Q1 |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |