công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

Preview PDF HTML

ADC3910CSSS bảng dữ liệu(PDF) 11 Page - Texas Instruments

tên linh kiện ADC3910CSSS
Giải thích chi tiết về linh kiện  ADC3908Dx and ADC3908Sx 8-bit, 25 to 125MSPS Low Latency, Low Power, Small, Single and Dual Channel ADC with Integrated Input Buffers
PDF  47 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  TI [Texas Instruments]
Trang chủ  http://www.ti.com
Logo TI - Texas Instruments

ADC3910CSSS bảng dữ liệu(HTML) 11 Page - Texas Instruments

Back Button ADC3910CSSS Datasheet HTML 7Page - Texas Instruments ADC3910CSSS Datasheet HTML 8Page - Texas Instruments ADC3910CSSS Datasheet HTML 9Page - Texas Instruments ADC3910CSSS Datasheet HTML 10Page - Texas Instruments ADC3910CSSS Datasheet HTML 11Page - Texas Instruments ADC3910CSSS Datasheet HTML 12Page - Texas Instruments ADC3910CSSS Datasheet HTML 13Page - Texas Instruments ADC3910CSSS Datasheet HTML 14Page - Texas Instruments ADC3910CSSS Datasheet HTML 15Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 47 page
background image
6.10 Timing Requirements
Maximum and minimum values are specified over the operating free-air temperature range and nominal supply voltages.
Typical values are specified at TA = 25°C, ADC sampling rate = 125 MSPS, 50% clock duty cycle, AVDD = IOVDD = 1.8 V,
Internal 1.2 V reference, 5 pF output load, and –1-dBFS differential input, unless otherwise noted
PARAMETER
TEST CONDITIONS
MIN
NOM
MAX
UNIT
ADC TIMING SPECIFICATIONS
tAD
Aperture Delay
0.5
ns
tA
Aperture Jitter
square wave clock with fast edges
250
fs
tACQ
Signal acquisition period, referenced to
sampling clock falling edge
-TS/5
Sampling
Clock
Period
tCONV
Signal conversion period, referenced to
sampling clock falling edge
Fs = 25 MSPS
5.5
ns
Fs = 65 MSPS
5.5
ns
Fs = 125 MSPS
5.5
ns
Wake up
time
Time to valid data after coming out of power
down. Internal reference.
30
us
ADC
Latency
Signal input to data output
DDR
1
ADC
clock
cycles
SDR
1
INTERFACE TIMING - DDR CMOS
tPD
Propagation delay: sampling clock falling edge to DCLK rising edge
TS/4 +
3
ns
tDE
DCLK edge to previous data transition
Fs = 25 MSPS
-10
-9
ns
Fs = 65 MSPS
-3.8
-3.4
Fs = 125 MSPS
-2
-1.8
tDL
DCLK edge to next data transition
Fs = 25 MSPS
9
10
Fs = 65 MSPS
3.4
3.8
Fs = 125 MSPS
1.8
2
INTERFACE TIMING - SDR CMOS
tPD
Propagation delay: sampling clock falling edge to DCLK rising edge
TS/4 +
3
ns
tDE
DCLK edge to previous data transition
Fs = 25 MSPS
-20
-18
ns
Fs = 65 MSPS
-7.6
-6.9
Fs = 125 MSPS
-4
-3.6
tDV
DCLK edge to next data transition
Fs = 25 MSPS
18
20
Fs = 65 MSPS
6.9
7.7
Fs = 125 MSPS
3.6
4
www.ti.com
ADC3908D025, ADC3908D065, ADC3908D125
ADC3908S025, ADC3908S065, ADC3908S125
SBASAU9 – OCTOBER 2024
Copyright © 2024 Texas Instruments Incorporated
Submit Document Feedback
11
Product Folder Links: ADC3908D025 ADC3908D065 ADC3908D125 ADC3908S025 ADC3908S065 ADC3908S125



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com