công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

PM5352 bảng dữ liệu(PDF) 41 Page - PMC-Sierra, Inc

tên linh kiện PM5352
Giải thích chi tiết về linh kiện  SATURN USER NETWORK INTERFACE 155 (STAR)
PDF  77 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  PMC [PMC-Sierra, Inc]
Trang chủ  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM5352 bảng dữ liệu(HTML) 41 Page - PMC-Sierra, Inc

Back Button PM5352 Datasheet HTML 37Page - PMC-Sierra, Inc PM5352 Datasheet HTML 38Page - PMC-Sierra, Inc PM5352 Datasheet HTML 39Page - PMC-Sierra, Inc PM5352 Datasheet HTML 40Page - PMC-Sierra, Inc PM5352 Datasheet HTML 41Page - PMC-Sierra, Inc PM5352 Datasheet HTML 42Page - PMC-Sierra, Inc PM5352 Datasheet HTML 43Page - PMC-Sierra, Inc PM5352 Datasheet HTML 44Page - PMC-Sierra, Inc PM5352 Datasheet HTML 45Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 41 / 77 page
background image
PM5352 S/UNI STAR
DATA SHEET
PMC-1990421
ISSUE 2
SATURN USER NETWORK INTERFACE 155 (STAR)
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
37
Pin Name
Type
Pin
No.
Function
TRSTB
Input
pull-up
C9
The active-low test reset (TRSTB) signal provides
an asynchronous S/UNI-STAR test access port
reset via the IEEE P1149.1 test access port.
TRSTB is a Schmitt triggered input with an integral
pull-up resistor.
Note that when not being used, TRSTB must be
connected to the RSTB input.
6.6
Analog Signals
Pin Name
Type
Pin
No.
Function
C+
C-
Analog
AB4
AA5
The analog CP and CN pins are provided for
applications that must meet SONET/SDH jitter
transfer specifications. A TBD nF ceramic capacitor
can be attached across C+ and C-.
ATB0
ATB1
ATB2
ATB3
Analog I/O P2
P3
P4
R1
The Analog Test Bus (ATB). These pins are used
for manufacturing testing only and should be
connected ground.
6.7
Power and Ground
Pin Name
Type
Pin
No.
Function
BIAS
Bias
Voltage
K21
C17
I/O Bias (BIAS). When tied to +5V via a 1 K
Ω
resistor, the BIAS input is used to bias the wells in
the input and I/O pads so that the pads can tolerate
5V on their inputs without forward biasing internal
ESD protection devices. When BIAS is tied to
+3.3V, the inputs and bi-directional inputs will only
tolerate 3.3V level inputs.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com