công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

PM5352 bảng dữ liệu(PDF) 35 Page - PMC-Sierra, Inc

tên linh kiện PM5352
Giải thích chi tiết về linh kiện  SATURN USER NETWORK INTERFACE 155 (STAR)
PDF  77 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  PMC [PMC-Sierra, Inc]
Trang chủ  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM5352 bảng dữ liệu(HTML) 35 Page - PMC-Sierra, Inc

Back Button PM5352 Datasheet HTML 31Page - PMC-Sierra, Inc PM5352 Datasheet HTML 32Page - PMC-Sierra, Inc PM5352 Datasheet HTML 33Page - PMC-Sierra, Inc PM5352 Datasheet HTML 34Page - PMC-Sierra, Inc PM5352 Datasheet HTML 35Page - PMC-Sierra, Inc PM5352 Datasheet HTML 36Page - PMC-Sierra, Inc PM5352 Datasheet HTML 37Page - PMC-Sierra, Inc PM5352 Datasheet HTML 38Page - PMC-Sierra, Inc PM5352 Datasheet HTML 39Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 77 page
background image
PM5352 S/UNI STAR
DATA SHEET
PMC-1990421
ISSUE 2
SATURN USER NETWORK INTERFACE 155 (STAR)
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
31
Pin Name
Type
Pin
No.
Function
RVAL
Output
(POS)
M22
POS-PHY Receive Data Valid (RVAL).
RVAL indicates the validity of the receive data
signals. When RVAL is high, the Receive signals
(RDAT, RSOP, REOP, RMOD, RPRTY and RERR)
are valid. When RVAL is low, all Receive signals are
invalid and must be disregarded. RVAL will
transition low on a FIFO empty condition or on an
end of packet. . No data will be removed from the
receive FIFO while RVAL is deasserted. Once
deasserted, RVAL will remain deasserted until the
current PHY is deselected.
RVAL allows to monitor the selected PHY during a
data transfer, while monitoring other PHY’s is done
using DRPA.
RVAL is tristated when RENB is deasserted. RVAL
is also tristated when either the null-PHY address
(0x7H) or an address not matching the PHY layer
device address is presented on the RADR[2:0]
signals.
RVAL is updated on the rising edge of RFCLK.
RFCLK
Input
(ATM)
P21
UTOPIA Receive FIFO Read Clock (RFCLK).
RFCLK is used to read ATM cells from the receive
FIFO’s. RFCLK must cycle at a 50 MHz or lower
instantaneous rate, but at a high enough rate to
avoid FIFO overflows.
RFCLK
Input
(ATM)
P21
POS-PHY Receive FIFO Read Clock (RFCLK).
This signal is used to read packets from the receive
FIFO’s. RFCLK must cycle at a 50 MHz or lower
instantaneous rate, but at a high enough rate to
avoid FIFO overflows.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com