CS42448 datasheet(25/64 Pages) CIRRUS

25 / 64 page

DS648F2

CS42448

The ADC output data is in 2’s complement binary format. For inputs above positive full scale or below neg-

ative full scale, the ADC will output 7FFFFFH or 800000H, respectively, and cause the ADC Overflow bit

in the register “Status (Address 19h) (Read Only)” on page 51 to be set to a ‘1’.

4.2.2

ADC3 Analog Input

ADC3 accommodates differential as well as single-ended inputs. In Single-Ended Mode, an internal MUX

selects from up to four single-ended inputs.

Single-Ended Mode is selected using the ADC3_SINGLE bit. Analog input selection is then made via the

AINx_MUX bits. See register “ADC Control & DAC De-Emphasis (Address 05h)” on page 45 for all bit se-

lections. Refer to Figure 12 on page 27 for the internal ADC3 analog input topology.

Full-Scale Differential Input Level =

(AINx+) - (AINx-) = 5.6 VPP = 1.98 VRMS

AINx+

AINx-

3.9 V

2.5 V

1.1 V

5.0 V

3.9 V

2.5 V

1.1 V

Figure 10. Full-Scale Input

AIN5

AIN5_MUX

AIN6_MUX

ADC3

Single-Ended Input Filter

Differential

Input Filter

ADC3 SINGLE

Differential

Input Filter

AIN5A

AIN5B

AIN5+/-

AIN6+/-

AIN6A

AIN6B

AIN6

Figure 11. ADC3 Input Topology

CS42448 bảng dữ liệu(PDF) 25 Page - Cirrus Logic

CS42448 bảng dữ liệu(HTML) 25 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

bảng dữ liệu tải về

Link URL