CS42448 datasheet(8/64 Pages) CIRRUS

8 / 64 page

DS648F2

CS42448

1.1

Digital I/O Pin Characteristics

Various pins on the CS42448 are powered from separate power supply rails. The logic level for each input

should adhere to the corresponding power rail and should not exceed the maximum ratings.

Power

Rail

Pin Name

I/O

Driver

Receiver

VLC

RST

Input

1.8 V - 5.0 V, CMOS

SCL/CCLK

Input

1.8 V - 5.0 V, CMOS, with Hysteresis

SDA/CDOUT

Input/

Output

1.8 V - 5.0 V, CMOS/Open Drain

1.8 V - 5.0 V, CMOS, with Hysteresis

AD0/CS

Input

1.8 V - 5.0 V, CMOS

AD1/CDIN

Input

1.8 V - 5.0 V, CMOS

INT

Output

1.8 V - 5.0 V, CMOS/Open Drain

VLS

MCLK

Input

1.8 V - 5.0 V, CMOS

ADC_LRCK

Input/

Output

1.8 V - 5.0 V, CMOS

ADC_SCLK

Input/

Output

1.8 V - 5.0 V, CMOS

ADC_SDOUT1-3

Input/

Output

1.8 V - 5.0 V, CMOS

DAC_LRCK

Input/

Output

1.8 V - 5.0 V, CMOS

DAC_SCLK

Input/

Output

1.8 V - 5.0 V, CMOS

DAC_SDIN1-4

Input

1.8 V - 5.0 V, CMOS

AUX_LRCK

Output

1.8 V - 5.0 V, CMOS

AUX_SCLK

Output

1.8 V - 5.0 V, CMOS

AUX_SDIN

Input

1.8 V - 5.0 V, CMOS

MUTEC

Output

3.3 V - 5.0 V, CMOS

Table 1. I/O Power Rails

CS42448 bảng dữ liệu(PDF) 8 Page - Cirrus Logic

CS42448 bảng dữ liệu(HTML) 8 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

bảng dữ liệu tải về

Link URL