FALXT972MCCA4 datasheet(65/92 Pages) INTEL

65 / 92 page

Intel

® LXT972M Single-Port 10/100 Mbps PHY Transceiver

Datasheet

Document Number: 302875-005

Revision Date: 27-Oct-2005

7.2

Timing Diagrams

Figure 22. Intel® LXT972M Transceiver 100BASE-TX Receive Timing

Table 30. Intel® LXT972M Transceiver 100BASE-TX Receive Timing Parameters

Parameter

Sym

Min

Typ

Max

Units

Test Conditions

RXD[3:0], RX_DV, RX_ER

3 setup to

RX_CLK High

–

RXD[3:0], RX_DV, RX_ER hold

from RX_CLK High

–

CRS asserted to RXD[3:0], RX_DV

–

Receive start of “J” to CRS asserted

–

Receive start of “T” to CRS de-asserted

–

Receive start of “J” to COL asserted

–

Receive start of “T” to COL de-asserted

–

1. Typical values are at 25 °C and are for design aid only, not guaranteed, and not subject to production

testing.

2. BT (Bit Time) is the duration of one bit as transferred to and from the MAC and is the reciprocal of the bit

rate. 100BASE-T bit time = 10

-8 s or 10 ns.

3. RX_ER is not shown in the figure.

0 ns

250 ns

CRS

RX_DV

RXD[3:0]

RX_CLK

COL

TPI

B3492-03

Note: Timing diagram depicts 4B mode.

FALXT972MCCA4 bảng dữ liệu(PDF) 65 Page - Intel Corporation

FALXT972MCCA4 bảng dữ liệu(HTML) 65 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92

bảng dữ liệu tải về

Link URL