4559 datasheet(27/148 Pages) RENESAS

27 / 148 page

Rev.1.04

Aug 23, 2007

Page 27 of 146

REJ03B0188-0104

4559 Group

EXTERNAL INTERRUPTS

The 4559 Group has the external 0 interrupt. An external

interrupt request occurs when a valid waveform is input to an

interrupt input pin (edge detection).

The external interrupt can be controlled with the interrupt control

Fig 28. External interrupt circuit structure

Table 14 External interrupt activated conditions

Name

Input pin

Activated condition

Valid waveform

selection bit

External 0 interrupt

D5/INT

When the next waveform is input to D5/INT pin

• Falling waveform (

“H”

→ “L”)

• Rising waveform (

“L”

→ “H”)

• Both rising and falling waveforms

I11

I12

Key-on wakeup input

SNZI0 instruction

(Note 1)

K21

Edge detection circuit

Level detection circuit

D5/INT

I13

I12

Falling

Rising

K20

I11

One-sided edge

detection circuit

Both edges

detection circuit

Skip

EXF0

External 0

interrupt

Timer 1 count start

synchronization

circuit input

(Note 2)

(Note 3)

Note 1:

This symbol represents a parasitic diode on the port.

2: When

I12= 0(X=0 or 1) is 0, “L” level is detected.

When I12 is 1, “H” level is detected.

3: When I12 is 0, falling edge is detected.

When I12 is 1, rising edge is detected.

(Note 1)

4559 bảng dữ liệu(PDF) 27 Page - Renesas Technology Corp

4559 bảng dữ liệu(HTML) 27 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL