ADA4945-1ACPZ-R7 datasheet(52/57 Pages) AD

52 / 57 page

Data Sheet

ADA4945-1

analog.com

Rev. A

52 of 57

Figure 111. Series Resistance vs. Load Capacitance

Figure 112. Series Resistance with a Capacitive Load Test Circuit

Output Clamps

The ADA4945-1 implements output voltage clamps to effectively limit the differential and common-mode signal

levels, thereby protecting circuitry following the ADA4945-1 from being overdriven. The operation of these clamps is

discussed in the Theory of Operation section. Figure 113 shows an example where the output voltage clamp may be

used while driving an ADC. In this example, the ADA4945-1 is operating from +7 V and −2 V supplies, and the ADC is

using +5 V reference. In such a scenario, the ADC input can potentially be overdriven if no clamping were present. By

connecting the clamps to the positive and negative references of the ADC, the differential and common-mode signal

levels are limited as shown in Figure 114 and Figure 115. Note that the differential signals are clamped ~500 mV

beyond the clamp set voltage to allow full swing to the references. The common-mode signal is clamped right at the

clamp set voltages.

Figure 113. ADA4945-1 Output Voltage Clamp Usage

100

1000

LOAD CAPACITANCE (pF)

FULL POWER MODE

LOW POWER MODE

+IN

–OUT

+OUT

–FB

+FB

–IN

VOCM

0.1µF

+5V

–5V

VIN

ADA4945-1

+7V

–2V

+2.5V

ADC

–IN

+IN

VREF

REF

+VCLAMP

+5V

–VCLAMP

ADA4945-1ACPZ-R7 bảng dữ liệu(PDF) 52 Page - Analog Devices

ADA4945-1ACPZ-R7 bảng dữ liệu(HTML) 52 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57

bảng dữ liệu tải về

Link URL