DSPIC33F datasheet(42/80 Pages) MICROCHIP

42 / 80 page

dsPIC33F/PIC24H PROGRAMMING SPECIFICATION

DS70152D-page 42

Preliminary

RSS<1:0>

FSS

Secure Segment Data RAM Code Protection

= No Data RAM is reserved for Secure Segment

= Small-sized Secure RAM

[(256 – N) bytes of RAM are reserved for Secure Segment in all other

devices.]

= Medium-sized Secure RAM

[(2048 – N) bytes of RAM are reserved for Secure Segment in all other

devices.]

= Large-sized Secure RAM

[(4096 – N) bytes of RAM are reserved for Secure Segment in all other

devices.]

where N = Number of bytes of RAM reserved for Boot Sector.

Note 1: This

bit

Reserved

dsPIC33FJ12GP201/202,

dsPIC33FJ12MC201/202 and PIC24HJ12GP201/202.]

2: If the defined Boot Segment size is greater than or equal to

the defined Secure Segment, then the Secure Segment size

selection has no effect and the Secure Segment is disabled.

SSS<2:0>

FSS

Secure Segment Program Memory Code Protection

111

= No Secure Segment

110

= Standard security, Small-sized Secure Program Flash

[Secure Segment ends at 0x001FFF for dsPIC33FJ64GPxxx/

dsPIC33FJ64MCxxx/PIC24HJ64GPxxx devices, and at 0x003FFF in

other devices.]

101

= Standard security, Medium-sized Secure Program Flash

[Secure Segment ends at 0x003FFF for dsPIC33FJ64GPxxx/

dsPIC33FJ64MCxxx/PIC24HJ64GPxxx devices, and at 0x007FFF in

other devices.]

100

= Standard security, Large-sized Secure Program Flash

[Secure Segment ends at 0x007FFF for dsPIC33FJ64GPxxx/

dsPIC33FJ64MCxxx/PIC24HJ64GPxxx devices, and at 0x00FFFF in

other devices.]

011

= No Secure Segment

010

= High security, Small-sized Secure Program Flash

[Secure Segment ends at 0x001FFF for dsPIC33FJ64GPxxx/

dsPIC33FJ64MCxxx/PIC24HJ64GPxxx devices, and at 0x003FFF in

other devices.]

001

= High security, Medium-sized Secure Program Flash

[Secure Segment ends at 0x003FFF for dsPIC33FJ64GPxxx/

dsPIC33FJ64MCxxx/PIC24HJ64GPxxx devices, and at 0x007FFF in

other devices.]

000

= High security, Large-sized Secure Program Flash

[Secure Segment ends at 0x007FFF for dsPIC33FJ64GPxxx/

dsPIC33FJ64MCxxx/PIC24HJ64GPxxx devices, and at 0x00FFFF in

other devices.]

[Note: This bit is Reserved in dsPIC33FJ12GP201/202,

dsPIC33FJ12MC201/202 and PIC24HJ12GP201/202.]

SWRP

FSS

Secure Segment Program Memory Write Protection

= Secure Segment program memory is not write-protected

= Secure program memory is write-protected

[Note: This bit is Reserved in dsPIC33FJ12GP201/202,

dsPIC33FJ12MC201/202 and PIC24HJ12GP201/202.]

TABLE 3-3:

dsPIC33F/PIC24H CONFIGURATION BITS DESCRIPTION (CONTINUED)

Bit Field

Description

DSPIC33F bảng dữ liệu(PDF) 42 Page - Microchip Technology

DSPIC33F bảng dữ liệu(HTML) 42 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

bảng dữ liệu tải về

Link URL