M25PX32-VMP6F datasheet(15/63 Pages) STMICROELECTRONICS

15 / 63 page

M25PX32

Operating features

15/63

4.8

Protection modes

There are protocol-related and specific hardware and software protection modes. They are

described below.

4.8.1

Protocol-related protections

The environments where non-volatile memory devices are used can be very noisy. No SPI

device can operate correctly in the presence of excessive noise. To help combat this, the

M25PX32 features the following data protection mechanisms:

●

Power On Reset and an internal timer (tPUW) can provide protection against inadvertent

changes while the power supply is outside the operating specification

●

Program, Erase and Write Status Register instructions are checked that they consist of

a number of clock pulses that is a multiple of eight, before they are accepted for

execution

●

All instructions that modify data must be preceded by a Write Enable (WREN)

instruction to set the Write Enable Latch (WEL) bit. This bit is returned to its reset state

by the following events:

–Power-up

–

Write Disable (WRDI) instruction completion

–

Write Status Register (WRSR) instruction completion

–

Write to Lock Register (WRLR) instruction completion

–

Program OTP (POTP) instruction completion

–

Page Program (PP) instruction completion

–

Dual Input Fast Program (DIFP) instruction completion

–

Subsector Erase (SSE) instruction completion

–

Sector Erase (SE) instruction completion

–

Bulk Erase (BE) instruction completion

●

In addition to the low power consumption feature, the Deep Power-down mode offers

extra software protection, as all Write, Program and Erase instructions are ignored.

M25PX32-VMP6F bảng dữ liệu(PDF) 15 Page - STMicroelectronics

M25PX32-VMP6F bảng dữ liệu(HTML) 15 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63

bảng dữ liệu tải về

Link URL