TDA4841 datasheet(36/60 Pages) PHILIPS

36 / 60 page

This text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in

_white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here inThis text is here in

white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader. white to force landscape pages to be ...

List of I2C-bus controlled functions

I2C-bus data can be transmitted in direct or buffered mode and is defined by the MSB of the register subaddress:

• SAD1 is the register subaddress to be used for transmissions in direct mode

• SAD2 is the register subaddress to be used for transmissions in buffered mode.

Table 6

Controlled functions; notes 1 and 2

FUNCTION

NAME

BITS

SAD1

(HEX)

SAD2

(HEX)

CTRL

BIT

RANGE

FUNCTION

TRACKS WITH

D7 D6 D5 D4 D3 D2 D1 D0

Horizontal size

HSIZE

D7 D6 D5 D4 D3 D2 D1 D0

−

0.1 to 3.6 V

−

Horizontal position

HPOS

D7 D6 D5 D4 D3 D2 D1 D0

−±13% of horizontal

period

−

Horizontal pincushion

HPIN

D5 D4 D3 D2 D1 D0

−

0 to 1.42 V

VSIZE, VOVSCN,

VPOS, HSIZE and

HSMOD

Horizontal trapezium

correction

HTRAP

D5 D4 D3 D2 D1 D0

−±500 mV (p-p)

VSIZE, VOVSCN,

VPOS, HSIZE and

HSMOD

Horizontal corner

correction at top of

picture

HCORT

D5 D4 D3 D2 D1 D0

VSC

+15 to

−46% of

parabola amplitude

VSIZE, VOVSCN,

VPOS, HSIZE and

HSMOD

Horizontal corner

correction at bottom

of picture

HCORB

D5 D4 D3 D2 D1 D0

VSC

+15 to

−46% of

parabola amplitude

VSIZE, VOVSCN,

VPOS, HSIZE and

HSMOD

Horizontal

parallelogram

HPARAL

D5 D4 D3 D2 D1 D0

ACD

±1.2% of horizontal

period

VSIZE, VOVSCN

and VPOS

EW pin balance

HPINBAL

D5 D4 D3 D2 D1 D0

ACD

±1.2% of horizontal

period

VSIZE, VOVSCN

and VPOS

Vertical size

VSIZE

D6 D5 D4 D3 D2 D1 D0

−

60 to 100%

VSMOD

Vertical position

VPOS

D6 D5 D4 D3 D2 D1 D0

−±11.5%

VSMOD

Vertical gain

VGAIN

D5 D4 D3 D2 D1 D0

70 to 100%

−

Vertical offset

VOFFS

####

D3 D2 D1 D0

±4%

−

Vertical linearity

VLIN

D7 D6 D5 D4

####

VSC

−2to −46%

VSIZE, VOVSCN,

VPOS and VSMOD

Vertical linearity

balance

VLINBAL

####

D3 D2 D1 D0

−±1.4% of 100%

vertical size

VSIZE, VOVSCN,

VPOS and VSMOD

TDA4841 bảng dữ liệu(PDF) 36 Page - NXP Semiconductors

TDA4841 bảng dữ liệu(HTML) 36 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

bảng dữ liệu tải về

Link URL