công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

TDA4841 bảng dữ liệu(PDF) 26 Page - NXP Semiconductors

tên linh kiện TDA4841
Giải thích chi tiết về linh kiện  I2C-bus autosync deflection controller for PC monitors
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  PHILIPS [NXP Semiconductors]
Trang chủ  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

TDA4841 bảng dữ liệu(HTML) 26 Page - NXP Semiconductors

Back Button TDA4841 Datasheet HTML 22Page - NXP Semiconductors TDA4841 Datasheet HTML 23Page - NXP Semiconductors TDA4841 Datasheet HTML 24Page - NXP Semiconductors TDA4841 Datasheet HTML 25Page - NXP Semiconductors TDA4841 Datasheet HTML 26Page - NXP Semiconductors TDA4841 Datasheet HTML 27Page - NXP Semiconductors TDA4841 Datasheet HTML 28Page - NXP Semiconductors TDA4841 Datasheet HTML 29Page - NXP Semiconductors TDA4841 Datasheet HTML 30Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 26 / 60 page
background image
1999 Oct 25
26
Philips Semiconductors
Product specification
I2C-bus autosync deflection controller for
PC monitors
TDA4841PS
Notes
1. For duration of vertical blanking pulse see subheading “Vertical oscillator (oscillator frequency in application without
adjustment of free-running frequency ffr(V))”.
2. Continuous blanking at CLBL (pin 16) will be activated, if one of the following conditions is true:
a) No horizontal flyback pulses at HFLB (pin 1) within a line
b) X-ray protection is triggered
c) Voltage at HPLL2 (pin 30) is low during soft start
d) Supply voltage at VCC (pin 10) is low
e) PLL1 unlocked while frequency-locked loop is in search mode.
3. Oscillator frequency is fmin when no sync input signal is present (no continuous blanking at pins 16 and 17).
4. Loading of HPLL1 (pin 26) is not allowed.
5. Voltage at HPLL1 (pin 26) is fed to HBUF (pin 27) via a buffer. Disturbances caused by horizontal sync are removed
by an internal sample-and-hold circuit.
6. All vertical and EW adjustments according note 8, but VSIZE = 80% (register VSIZE = 63, VGAIN = 63 and control
bit VOVSCN = 0).
7. Value of resistor at VREF (pin 23) may not be changed.
THRESHOLDS DERIVED FROM HPLL2 VOLTAGE
VHPLL2(blank)(ul)
upper limit for continuous
blanking
−
4.6
−
V
VHPLL2(bduty)(ul)
upper limit for variation of
BDRV duty cycle
−
4.0
−
V
VHPLL2(bduty)(ll)
lower limit for variation of BDRV
duty cycle
−
3.2
−
V
VHPLL2(hduty)(ul)
upper limit for variation of
HDRV duty cycle
−
3.2
−
V
VHPLL2(hduty)(ll)
lower limit for variation of HDRV
duty cycle
−
1.8
−
V
VHPLL2(stby)(ll)
lower limit for VOUT1 and
VOUT2 to be active via I2C-bus
soft start
−
1.1
−
V
VHPLL2(stby)(ul)
upper limit for standby voltage
−
1
−
V
VHPLL2(stby)(ll)
lower limit for VOUT1 and
VOUT2 to be active via external
DC current
−
0
−
V
SYMBOL
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com