công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

AD9957/PCBZ bảng dữ liệu(PDF) 17 Page - Analog Devices

tên linh kiện AD9957/PCBZ
Giải thích chi tiết về linh kiện  1 GSPS Quadrature Digital Upconverter with 18-Bit IQ Data Path and 14-Bit DAC
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  AD [Analog Devices]
Trang chủ  http://www.analog.com
Logo AD - Analog Devices

AD9957/PCBZ bảng dữ liệu(HTML) 17 Page - Analog Devices

Back Button AD9957/PCBZ Datasheet HTML 13Page - Analog Devices AD9957/PCBZ Datasheet HTML 14Page - Analog Devices AD9957/PCBZ Datasheet HTML 15Page - Analog Devices AD9957/PCBZ Datasheet HTML 16Page - Analog Devices AD9957/PCBZ Datasheet HTML 17Page - Analog Devices AD9957/PCBZ Datasheet HTML 18Page - Analog Devices AD9957/PCBZ Datasheet HTML 19Page - Analog Devices AD9957/PCBZ Datasheet HTML 20Page - Analog Devices AD9957/PCBZ Datasheet HTML 21Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 60 page
background image
AD9957
Rev. 0 | Page 17 of 60
BLACKFIN INTERFACE (BFI)
A subset of the QDUC mode is the Blackfin interface (BFI)
mode, shown in Figure 27; grayed items are inactive. In this
mode, a separate I and Q serial bit stream is applied to the
baseband data port instead of parallel data-words. The two
serial inputs provide for 16-bit I- and Q-words (unlike the 18-
bit words in normal QDUC mode). The serial bit streams are
delivered to the Blackfin interface. The Blackfin interface
converts the 16-bit serial data into 16-bit parallel data to
propagate down the signal processing chain.
The Blackfin interface includes an additional pair of half-band
filters in both I and Q signal paths (not shown explicitly in the
diagram). The two half-band filters increase the interpolation of
the baseband data by a factor of four, relative to the normal
QDUC mode.
The synchronization of the serial data occurs through the
PDCLK signal. In BFI mode, the PDCLK signal is effectively
the bit clock for the serial data.
PDCLK
I/Q IN
DAC_RSET
IOUT
IOUT
TxENABLE
DAC GAIN
θ
CLOCK
8
SYSCLK
PLL
÷2
REF_CLK
REF_CLK
REFCLK_OUT
XTAL_SEL
AD9957
ω
cos (ωt+θ)
sin (ωt+θ)
2
2
DDS
AUX
DAC
8-BIT
POWER
DOWN
CONTROL
2
I
Q
IS
QS
18
18
16
16
OSK
INTERNAL CLOCK TIMING AND CONTROL
DAC
14-BIT
FTW
PW
PARALLEL DATA
TIMING AND CONTROL
2
RAM
SERIAL I/O
PORT
PROGRAMMING
REGISTERS
3
IQ
IS QS
OUTPUT
SCALE
FACTOR
Figure 27. Quadrature Modulation Mode, Blackfin Interface



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com