TCS34001FN datasheet(16/35 Pages) OSRAM

16 / 35 page

Datasheet, Public

Page 15

[v2-00] 2023-Feb-09

Document Feedback

TCS3400 − Register Description

RGBC Integration Time Register (ATIME 0x81)

The ATIME register controls the internal integration time of the

RGBC channel ADCs. Upon power up, the RGBC time register is

set to 0xFF.

The maximum (or saturation) count value can be calculated

based upon the integration time cycles as follows:

min [CYCLES * 1024, 65535]

Figure 21:

RGBC Integration Time Register

Wait Time Register (WTIME 0x83)

The WTIME controls the amount of time in a low power mode.

It is set 2.78 ms increments unless the WLONG bit is asserted in

which case the wait times are 12x longer. WTIME is programmed

as a 2’s complement number. Upon power up, the wait time

Figure 22:

Wait Time Register

Note(s):

1. The wait time register should be configured before AEN is asserted.

Field

Bits

Description

Value

Cycles

Time

Max Count

ATIME

7:0

0xFF

2.78 ms

1024

0xF6

27.8 ms

10240

0xDB

103 ms

37888

0xC0

178 ms

65535

0x00

256

712 ms

65535

Field

Bits

Description

Wait Time

Time

(WLONG=0)

Time

(WLONG=1)

WTIME

7:0

0xFF

2.78 ms

0.03 s

0xAB

236 ms

2.84 s

0x00

256

712 ms

8.54 s

TCS34001FN bảng dữ liệu(PDF) 16 Page - OSRAM GmbH

TCS34001FN bảng dữ liệu(HTML) 16 Page - OSRAM GmbH

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35

bảng dữ liệu tải về

Link URL