AD9949 datasheet(4/36 Pages) AD

4 / 36 page

AD9949

Rev. B | Page 4 of 36

ANALOG SPECIFICATIONS

TMIN to TMAX, AVDD = DVDD = 3.0 V, fCLI = 36 MHz, typical timing specifications, unless otherwise noted.

Table 3.

Parameter

Min

Typ

Max

Unit

Notes

CDS

Gain

Allowable CCD Reset Transient1

500

Maximum Input Range before Saturation1

1.0

V p-p

Maximum CCD Black Pixel Amplitude1

±50

PIXEL GAIN AMPLIFIER (P×GA)

Gain Control Resolution

256

Steps

Gain Monotonicity

Minimum Gain

Maximum Gain

VARIABLE GAIN AMPLIFIER (VGA)

Maximum Input Range

1.0

V p-p

Maximum Output Range

2.0

V p-p

Gain Control Resolution

1024

Steps

Gain Monotonicity

Guaranteed

Gain Range

Minimum Gain (VGA Code 0)

Maximum Gain (VGA Code 1023)

BLACK LEVEL CLAMP

Clamp Level Resolution

256

Steps

Clamp Level

Measured at ADC output

Minimum Clamp Level (0)

LSB

Maximum Clamp Level (255)

255

LSB

A/D CONVERTER

Resolution

Bits

Differential Nonlinearity (DNL)

−1.0

±0.5

+1.0

LSB

No Missing Codes

Guaranteed

Integral Nonlinearity (INL)

LSB

Full-Scale Input Voltage

2.0

VOLTAGE REFERENCE

Reference Top Voltage (REFT)

2.0

Reference Bottom Voltage (REFB)

1.0

SYSTEM PERFORMANCE

Specifications include entire signal chain

VGA Gain Accuracy

Minimum Gain (Code 0)

5.0

5.5

6.0

Maximum Gain (Code 1023)

40.5

41.5

42.5

Peak Nonlinearity, 500 mV Input Signal

0.15

0.6

12 dB gain applied

Total Output Noise

0.8

LSB rms

AC grounded input, 6 dB gain applied

Power Supply Rejection (PSR)

Measured with step change on supply

1 Input signal characteristics defined as follows:

50mV MAX

OPTICAL BLACK PIXEL

500mV TYP

RESET TRANSIENT

1V MAX

INPUT SIGNAL RANGE

AD9949 bảng dữ liệu(PDF) 4 Page - Analog Devices

AD9949 bảng dữ liệu(HTML) 4 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36

bảng dữ liệu tải về

Link URL