UJA1069 datasheet(7/64 Pages) PHILIPS

7 / 64 page

UJA1069_2

Preliminary data sheet

Rev. 02 — 5 March 2007

7 of 64

NXP Semiconductors

UJA1069

LIN fail-safe system basis chip

The exposed die pad at the bottom of the package allows better dissipation of heat from

the SBC via the printed-circuit board. The exposed die pad is not connected to any active

part of the IC and can be left ﬂoating, or can be connected to GND for the best EMC

performance.

Functional description

6.1 Introduction

The UJA1069 combines all peripheral functions around a microcontroller within typical

automotive networking applications into one dedicated chip. The functions are as follows:

• Power supply for the microcontroller

• Switched BAT42 output

• System reset

• Watchdog with Window mode and Time-out mode

• On-chip oscillator

• LIN transceiver for serial communication

• SPI control interface

• Local wake-up input

• Inhibit or limp-home output

• System inhibit output port

• Compatibility with 42 V power supply systems

• Fail-safe behavior

6.2 Fail-safe system controller

The fail-safe system controller is the core of the UJA1069 and is supervised by a

watchdog timer which is clocked directly by the dedicated on-chip oscillator. The system

controller manages the register conﬁguration and controls all internal functions of the

SBC. Detailed device status information is collected and presented to the microcontroller.

The system controller also provides the reset and interrupt signals.

The fail-safe system controller is a state machine. The different operating modes and the

transitions between these modes are illustrated in Figure 4. The following sections give

further details about the SBC operating modes.

unregulated 42 V output (BAT42 related; continuous

output, or cyclic mode synchronized with local wake-up

input)

SENSE

fast battery interrupt / chatter detector input

BAT42

42 V battery supply input (connect this pin to BAT14 in

14 V applications)

Table 2.

Pin description …continued

Symbol

Description

HTSSOP32 HTSSOP24

UJA1069 bảng dữ liệu(PDF) 7 Page - NXP Semiconductors

UJA1069 bảng dữ liệu(HTML) 7 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

bảng dữ liệu tải về

Link URL