WM8775SEDSSLASHR datasheet(24/39 Pages) WOLFSON

24 / 39 page

WM8775

Production Data

PD Rev 4.1, June 2006

ADC GAIN CONTROL

The ADC has an analogue input PGA and digital gain control for each stereo channel. Both the

analogue and digital gains are adjusted by the same register, LAG for the left and RAG for the right.

The analogue PGA has a range of +24dB to -21dB in 0.5dB steps. The digital gain control allows

further attenuation (after the ADC) from -21.5dB to -103dB in 0.5dB steps. Table 11 shows how the

LAG/RAG[7:0]

ATTENUATION

LEVEL

ANALOGUE PGA

DIGITAL

ATTENTUATION

00(hex)

∞ dB (mute)

-21dB

Digital mute

01(hex)

-103dB

-21dB

-82dB

A4(hex)

-21.5dB

-21dB

-0.5dB

A5(hex)

-21dB

0dB

CF(hex)

0dB

FE(hex)

+23.5dB

0dB

FF(hex)

+24dB

0dB

Table 11 Analogue and Digital Gain Mapping for ADC

Left and right inputs may also be independently muted. The LRBOTH control bit allows the user to

write the same attenuation value to both left and right volume control registers, saving on software

writes. The ADC volume and mute also applies to the bypass signal path.

In addition a zero cross detect circuit is provided for the input PGA. When ZCLA/ZCRA is set with a

write, the gain will update only when the input signal approaches zero (midrail). This minimises

audible clicks and ‘zipper’ noise as the gain values change. A timeout clock is also provided which

will generate an update after a minimum of 131072 master clocks (= ~10.5ms with a master clock of

12.288MHz). The timeout clock may be disabled by setting TOD.

BIT

LABEL

DEFAULT

DESCRIPTION

R7 (07h)

0000111

Timeout Clock Disable

TOD

Analogue PGA Zero cross detect

timeout disable

0 : Timeout enabled

1: Timeout disabled

WM8775SEDS/R bảng dữ liệu(PDF) 24 Page - Wolfson Microelectronics plc

WM8775SEDS/R bảng dữ liệu(HTML) 24 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39

bảng dữ liệu tải về

Link URL