WM8775SEDSSLASHR datasheet(22/39 Pages) WOLFSON

22 / 39 page

WM8775

Production Data

PD Rev 4.1, June 2006

BIT

LABEL

DEFAULT

DESCRIPTION

In left/right/ I

2S modes:

ADCLRC Polarity (normal)

0 : normal ADCLRC polarity

1: inverted ADCLRC polarity

R11(0Bh)

0001011

Interface Control

ADCLRP

In DSP mode:

0 : DSP mode A

1: DSP mode B

By default, ADCLRC is sampled on the rising edge of BCLK and should ideally change on the falling

edge. Data sources that change ADCLRC on the rising edge of BCLK can be supported by setting

the BCP register bit. Setting BCP to 1 inverts the polarity of BCLK to the inverse of that shown in

Figures 12, 13, 14, and 15.

BIT

LABEL

DEFAULT

DESCRIPTION

R11(0Bh)

0001011

Interface Control

ADCBCP

BCLK Polarity (DSP modes)

0 : normal BCLK polarity

1: inverted BCLK polarity

The WL[1:0] bits are used to control the input word length.

BIT

LABEL

DEFAULT

DESCRIPTION

R11(0Bh)

0001011

Interface Control

5:4

ADCWL

[1:0]

Word Length

00 : 16 bit data

01: 20 bit data

10: 24 bit data

11: 32 bit data

Note:

If 32-bit mode is selected in right justified mode, the WM8775 defaults to 24 bits.

In 24 bit I

2S mode, any width of 24 bits or less is supported provided that ADCLRC is high for a

minimum of 24 BCLKs and low for a minimum of 24 BCLKs.

When operating the ADC digital interface in slave mode, to optimise the performance of the ADC it is

recommended that the ADCMCLK and ADCBCLK input signals do not have coinciding rising edges.

The ADCMCLK bit provides the option to internally invert the ADCMCLK input signal when the input

signals have coinciding rising edges.

BIT

LABEL

DEFAULT

DESCRIPTION

R11(0Bh)

0001011

Interface Control

ADCMCLK

ADCMCLK Polarity

0 : non-inverted

1: inverted

ADC MASTER MODE

Control bit MS selects between audio interface Master and Slave Modes. In Master mode ADCLRC

and BCLK are outputs and are generated by the WM8775. In Slave mode ADCLRC and BCLK are

inputs to WM8775.

BIT

LABEL

DEFAULT

DESCRIPTION

R12(0Ch)

0001100

Interface Control

ADCMS

Audio Interface Master/Slave Mode

select:

0 : Slave Mode

1: Master Mode

WM8775SEDS/R bảng dữ liệu(PDF) 22 Page - Wolfson Microelectronics plc

WM8775SEDS/R bảng dữ liệu(HTML) 22 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39

bảng dữ liệu tải về

Link URL