WM8775SEDSSLASHR datasheet(17/39 Pages) WOLFSON

17 / 39 page

Production Data

WM8775

PD Rev 4.1, June 2006

AUDIO INTERFACE FORMATS

Audio data output from the ADC filters, via the Digital Audio Interface. 5 popular interface formats are

supported:

•

Left Justified mode

•

Right Justified mode

•

2S mode

•

DSP Mode A

•

DSP Mode B

All 5 formats send the MSB first and support word lengths of 16, 20, 24 and 32 bits, with the

exception of 32 bit right justified mode, which is not supported.

In left justified, right justified and I

2S modes, the digital audio interface outputs ADC data on DOUT.

Audio Data for each stereo channel is time multiplexed with ADCLRC indicating whether the left or

right channel is present. ADCLRC is also used as a timing reference to indicate the beginning or end

of the data words.

In left justified, right justified and I

2S modes, the minimum number of BCLKs per ADCLRC period is 2

times the selected word length. ADCLRC must be high for a minimum of word length BCLKs and low

for a minimum of word length BCLKs. Any mark to space ratio on ADCLRC is acceptable provided

the above requirements are met.

In DSP Mode A or B, the ADC data may also be output, with ADCLRC used as a frame sync to

identify the MSB of the first word. The minimum number of BCLKs per ADCLRC period is 2 times the

selected word length

LEFT JUSTIFIED MODE

In left justified mode, the MSB of the ADC data is output on DOUT and changes on the same falling

edge of BCLK as ADCLRC and may be sampled on the rising edge of BCLK. ADCLRC is high during

the left samples and low during the right samples (Figure 13).

LEFT CHANNEL

RIGHT CHANNEL

ADCLRC

BCLK

DOUT

1/fs

n-2 n-1

LSB

MSB

n-2 n-1

LSB

MSB

Figure 13 Left Justified Mode Timing Diagram

RIGHT JUSTIFIED MODE

In right justified mode, the LSB of the ADC data is output on DOUT and changes on the falling edge

of BCLK preceding a ADCLRC transition and may be sampled on the rising edge of BCLK. ADCLRC

is high during the left samples and low during the right samples (Figure 14).

WM8775SEDS/R bảng dữ liệu(PDF) 17 Page - Wolfson Microelectronics plc

WM8775SEDS/R bảng dữ liệu(HTML) 17 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39

bảng dữ liệu tải về

Link URL