DSP56004ROM datasheet(50/82 Pages) FREESCALE

50 / 82 page

2-26

DSP56004/D, Rev. 3

MOTOROLA

Specifications

Serial Host Interface (SHI) SPI Protocol Timing

163 First SCK Edge to

HREQ In Not Asserted

(HREQ In Hold Time)

master

0—0—

—

Note:

For an Internal Clock frequency below 33 MHz, the minimum permissible Internal Clock to Serial Clock

frequency ratio is 4:1. For an Internal Clock frequency above 33 MHz, the minimum permissible Internal Clock

to Serial Clock frequency ratio is 6:1.

In CPHA = 1 mode, the SPI slave supports data transfers at tSPICC = 3 × TC, if the user assures that the HTX

is written at least TC ns before the first edge of SCK of each word.In CPHA = 1 mode, the SPI slave

supports data transfers at tSPICC = 3 × TC, if the user assures that the HTX is written at least TC ns before

the first edge of SCK of each word.

When CPHA = 1, the SS line may remain active low between successive transfers.

Periodically sampled, not 100% tested

Figure 2-17 SPI Master Timing (CPHA = 0)

Table 2-12

Serial Host Interface (SHI) SPI Protocol Timing (Continued)

No.

Characteristics

Mode

Filter

Mode

Expression

50 MHz

66 MHz

81 MHz

Unit

Min Max Min Max Min

Max

(Input)

SCK (CPOL = 0)

(Output)

SCK (CPOL = 1)

(Output)

MISO

(Input)

Valid

MOSI

(Output)

MSB

Valid

LSB

MSB

LSB

HREQ

(Input)

141

142

143

144

141

144

143

142

148

149

148

152

153

163

161

AA0271

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

DSP56004ROM bảng dữ liệu(PDF) 50 Page - Freescale Semiconductor, Inc

DSP56004ROM bảng dữ liệu(HTML) 50 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

bảng dữ liệu tải về

Link URL