STA323W_06 datasheet(39/71 Pages) STMICROELECTRONICS

39 / 71 page

STA323W

39/71

Figure 49.

Serial input and data timing

7.3.1

Delay serial clock enable

Each channel received from the I2S can be mapped to any internal processing channel via

the channel input mapping registers. This allows processing flexibility. The default settings of

these registers map each I2S input channel to its corresponding processing channel.

1010

Right-justified 18-bit data

1110

Right-justified 16-bit data

Table 23.

Serial input data timing characteristics (Fs = 32 to 192 kHz)

Signal

Frequency

BICKI frequency (slave mode)

12.5 MHz max.

BICKI pulse width high (T1) (slave mode)

40 ns min.

BICKI active to LRCKI edge delay (T2)

20 ns min.

BICKI active to LRCKI edge delay (T3)

20 ns min.

SDI valid to BICKI active setup (T4)

20 ns min.

BICKI active to SDI hold time (T5)

20 ns min.

Table 22.

Supported serial audio input formats (continued)

BICKI

SAI (3...0)

SAIFB

Interface format

Table 24.

Delay serial clock enable

Bit

R/W

RST

Name

Description

R/W

DSCKE

0: no serial clock delay

1: serial clock delay by 1 core clock cycle to tolerate

anomalies in some I2S master devices

Table 25.

Channel input mapping

Bit

R/W

RST

Name

Description

6R/W

C1IM

0: processing channel 1 receives left I2S input

1: processing channel 1 receives right I2S input

7R/W

C2IM

0: processing channel 2 receives left I2S input

1: processing channel 2 receives right I2S input

STA323W bảng dữ liệu(PDF) 39 Page - STMicroelectronics

STA323W bảng dữ liệu(HTML) 39 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71

bảng dữ liệu tải về

Link URL