UPD17062 datasheet(234/298 Pages) RENESAS

234 / 298 page

232

µPD17062

PLLR

0000

0110

1100

1111

PLRFMODE

0010

6.25 kHz

18.7

SETTING DATA FOR THE PLL FREQUENCY SYNTHESIZER

The following data is necessary to control the PLL frequency synthesizer.

(1) Reference frequency : fr

(2) Division value

: N

The following paragraphs explain how to set the PLL data.

(1) Setting reference frequency fr

The reference frequency is specified according to the PLL reference mode select register.

(2) Calculating division value N

The division value N is calculated as follows:

N =

fUCO

× fr

where fUCO : Frequency input to the VCO pin

: Reference frequency

: Prescaler frequency division ratio

(3) Example of setting the PLL data

The following example shows how to specify the data required to receive channel 02 of the West Europe

TV system, assuming that the prescaler used here is the

µPB595 and that the frequency division ratio P

is 8.

Receive frequency

: 48.25 MHz

Reference frequency

: 6.25 kHz

Intermediate frequency : 38.9 MHz

The division value N is calculated as follows:

N =

fUCO

48250 + 38900

= 1743 (decimal)

× fr

× 6.25

= 06CFH (hexadecimal)

The PLL data register (PLLR, at address 41H) and PLL reference mode select register (PLRFMOD, at address

13H) are set with data as shown below.

UPD17062 bảng dữ liệu(PDF) 234 Page - Renesas Technology Corp

UPD17062 bảng dữ liệu(HTML) 234 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL