| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
UPD17062 bảng dữ liệu(PDF) 224 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
UPD17062 bảng dữ liệu(HTML) 224 Page - Renesas Technology Corp |
|
224 / 298 page ![]() 222 µPD17062 18.3.2 Programmable Divider (PD) and Data Buffer (DBF) The programmable divider divides the frequency of an input signal at the VCO pin by the values specified in the swallow counter and programmable counter. The swallow and programmable counters consist of a 4- and 12-bit binary downcounter, respectively. The swallow and programmable counters are loaded with a division value by setting it in the PLL data register (PLLR, at address 41H) through the data buffer (DBF). Writing to and reading from the PLL data register are performed with the “PUT PLLR,DBF” and “GET DBF,PLLR” instructions respectively. A division value is called an N-value. The following expression represents the frequency “fN” of a signal generated in the programmable divider using the value N in the PLL data register (PLLR). Pulse swallow method fN = fin (where N is 16 bits) N See Section 18.7 for how to set the division value (N-value) for each frequency division method. |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |