LXT6155LE datasheet(40/50 Pages) INTEL

40 / 50 page

LXT6155 — 155 Mbps SDH/SONET/ATM Transceiver

Datasheet

Figure 20. Receive Serial Output Data Timing (See Table 30)

Figure 21. Receive Parallel Output Data Timing (See Table 30)

Reference Clock Offset from

Nominal

-100

100

ppm

Table 30. Receive Timing Characteristics (See Figures 20 and 21) (Continued)

Parameter

Sym

Min

Typ1

Max

Unit

Test Conditions

1. Typical values are at 25C and 3.3V. They are for design aid only; not guaranteed and not subject to production testing.

2. Not production tested, guaranteed by design and other correlation factors.

RSOCLKN

RSOCLKP

RPOS

RNEG

RSOCLKPD

RPOCLK*

RPOD<0:7>

ROFP

RPOCLKPD

ROFPPD

*This shows timing in HW mode. In SW mode (HWSEL=1) this clock polarity can be inverted. See Table 8 for details.

Table 31. Receive Analog Characteristics

Parameter

Note

Min

Typ1

Max

Unit

Test Conditions

End to end loss budget (coax)1

BER=1E-12. PRBS (23) data.

CMI encoded. Input white noise

=5mV RMS max.

LOS - fiber

Assert

µsec

Nodatatransition. Default LOS

setting.

De-assert

187.5

µsec

No LOS events. Default LOS

settings.

1. Typical values are at 25C and 3.3V. They are for design aid only; not guaranteed and not subject to production testing.

2. Not production tested, guaranteed by design and other correlation factors.

LXT6155LE bảng dữ liệu(PDF) 40 Page - Intel Corporation

LXT6155LE bảng dữ liệu(HTML) 40 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50

bảng dữ liệu tải về

Link URL