CS4525 datasheet(68/91 Pages) CIRRUS

68 / 91 page

DS726A1

CS4525

9.3.5

Aux Serial Port Left Channel Data Select (LChDSel[1:0])

Default = 00

Function:

Selects the data to be sent over the left channel of the auxiliary port serial data output signal.

9.4

Output Configuration Register (Address 04h)

9.4.1

Output Configuration (OutputCfg[1:0])

Default = 00

Function:

Identifies the power output configuration. This parameter can only be changed when all modulators and

associated logic are in the power-down state (the PDnAll bit is set). Attempts to write this register while

the PDnAll is cleared will be ignored. See “PWM Power Output Configurations” on page 43 for more in-

formation.

9.4.2

PWM Signals Output Data Select (PWMDSel[1:0])

Default = 00

Function:

Selects the PWM data output on the PWM_SIG1 and PWM_SIG2 output signals.See “PWM_SIG Logic-

Level Output Configurations” on page 44 for more information.

9.4.3

Channel Delay Settings (OutputDly[3:0])

Default = 0000

Function:

The channel delay bits allow delay adjustment of each of the power output audio channels. The value of

this register determines the amount of delay inserted in the output path. The delay time is calculated by

multiplying the register value by the period of the SYS_CLK or crystal input clock source. These bits can

LChDSel[1:0] Setting

Aux Serial Port Left Channel Output Data Source

00 ........................................ Channel A.

01 ........................................ Channel B.

10 ........................................ LFE Channel.

11......................................... Channel B crossover high-pass output.

6543

210

OutputCfg1

OutputCfg0

PWMDSel1

PWMDSel0

OutputDly3

OutputDly2

OutputDly1

OutputDly0

OutputCfg[1:0] Setting

Power Output Configuration

00 ........................................ Channel 1 & 2 Full-Bridge.

01 ........................................ Channel 1 & 2 Half-Bridge + Channel 3 Full-Bridge.

10 ........................................ Channel 1 Parallel Full-Bridge.

11......................................... Reserved.

PWMDSel Setting

PWM Signal Output Mapping

00 ........................................ PWM_SIG1 output disabled.

PWM_SIG2 output disabled.

01 ........................................ Channel 1 output on PWM_SIG1.

Channel 2 output on PWM_SIG2.

10 ........................................ Channel 1 output on PWM_SIG1.

Channel 3 output on PWM_SIG2.

11......................................... Channel 2 output on PWM_SIG1.

Channel 3 output on PWM_SIG2.

CS4525 bảng dữ liệu(PDF) 68 Page - Cirrus Logic

CS4525 bảng dữ liệu(HTML) 68 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

bảng dữ liệu tải về

Link URL