CS4525 datasheet(57/91 Pages) CIRRUS

57 / 91 page

DS726A1

CS4525

6.6

Serial Audio Interfaces

The CS4525 interfaces to external digital audio devices via the serial audio input port and the auxiliary/delay

serial ports.

The serial audio input port provides support for I²S, Left-Justified and Right-Justified data formats and op-

erates in slave mode only, with LRCK and SCLK as inputs. The input LRCK signal must be equal to the

sample rate, Fs and must be synchronous to the serial bit clock, SCLK, which is used to sample the data

bits.

The auxiliary/delay serial port (available in software mode only) supports I²S and Left-Justified data formats

and operates in master mode, with AUX_LRCK and AUX_SCLK as outputs.

Each of the supported formats is described in detail in sections 6.6.1 - 6.6.3 below.

For additional information, application note AN282 presents a tutorial of the 2-channel serial audio interface.

AN282 can be downloaded from the Cirrus Logic web site at http://www.cirrus.com.

6.6.1

I²S Data Format

In I²S format, data is received most significant bit first one SCLK delay after the transition of LRCK and is

valid on the rising edge of SCLK. The left channel data is presented when LRCK is low; the right channel

data is presented when LRCK is high.

6.6.2

Left-Justified Data Format

In Left-Justified format, data is received most significant bit first on the first SCLK after a LRCK transition

and is valid on the rising edge of SCLK. The left channel data is presented when LRCK is high and the

right channel data is presented when LRCK is low.

Left Channel

Right Channel

SDIN

+3 +2 +1

+5 +4

-1 -2 -3 -4 -5

+3 +2 +1

+5 +4

-1 -2 -3 -4

MSB

LSB

LRCK

SCLK

I²S Mode, Data Valid on Rising Edge of SCLK

Bits/Sample

SCLK Rates

32, 48, 64, 128 Fs

18 to 24

48, 64, 128 Fs

Figure 29. I²S Serial Audio Formats

LRCK

SCLK

Left Channel

Right Channel

SDIN

+3 +2 +1

+5 +4

-1 -2 -3 -4 -5

+3 +2 +1

+5 +4

-1 -2 -3 -4

MSB

LSB

MSB

LSB

Left-Justified Mode, Data Valid on Rising Edge of SCLK

Bits/Sample

SCLK Rate(s)

32, 48, 64, 128 Fs

18 to 24

48, 64, 128 Fs

Figure 30. Left-Justified Serial Audio Formats

CS4525 bảng dữ liệu(PDF) 57 Page - Cirrus Logic

CS4525 bảng dữ liệu(HTML) 57 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

bảng dữ liệu tải về

Link URL