CS53L21 datasheet(33/66 Pages) CIRRUS

33 / 66 page

DS700PP1

CS53L21

4.9

Recommended Power-Down Sequence

To minimize audible pops when turning off or placing the A/D in standby,

1. Mute the ADC’s.

2. Set the PDN bit in the power control register to ‘1’b. The A/D will not power down until it reaches a fully

muted sate. Do not remove MCLK until after the part has fully muted. Note that it may be necessary to

disable the soft ramp and/or zero cross volume transitions to achieve faster muting/power down.

3. Bring RESET low.

ADC Initialization

Software Mode

Registers setup to

desired settings.

RESET = Low?

No Power

1. No audio signal

generated.

Off Mode (Power Applied)

1. No audio signal generated.

2. Control Port Registers reset

to default.

Control Port

Active

Control Port Valid

Write Seq. within

10 ms?

Hardware Mode

Minimal feature

set support.

PDN bit = '1'b?

Sub-Clocks Applied

1. LRCK valid.

2. SCLK valid.

3. Audio samples

processed.

Valid

MCLK/LRCK

Ratio?

Yes

Normal Operation

Audio signal generated per control port or stand-

alone settings.

PDN bit set to '1'b

(software mode only)

Standby Mode

1. No audio signal generated.

2. Control Port Registers retain

settings.

Reset Transition

1. Pops suppressed.

Power Off Transition

1. Audible pops.

ERROR: Power removed

Valid

MCLK Applied?

20 ms delay

Charge Caps

1. VQ Charged to

quiescent voltage.

2. Filtx+ Charged.

2048 internal

MCLK cycle delay

RESET = Low

Figure 17. Initialization Flow Chart

CS53L21 bảng dữ liệu(PDF) 33 Page - Cirrus Logic

CS53L21 bảng dữ liệu(HTML) 33 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66

bảng dữ liệu tải về

Link URL