DP83849IF datasheet(73/108 Pages) NSC

73 / 108 page

www.national.com

7.2.6 PHY Control Register (PHYCR)

This register provides control for Phy functions such as MDIX, BIST, LED configuration, and Phy address. It also pro-

vides Pause Negotiation status.

Table 38. PHY Control Register (PHYCR), address 19h

Bit

Bit Name

Default

Description

MDIX_EN

Strap, RW

Auto-MDIX Enable:

1 = Enable Auto-neg Auto-MDIX capability.

0 = Disable Auto-neg Auto-MDIX capability.

The Auto-MDIX algorithm requires that the Auto-Negotiation En-

able bit in the BMCR register to be set. If Auto-Negotiation is not

enabled, Auto-MDIX should be disabled as well.

FORCE_MDIX

0, RW

Force MDIX:

1 = Force MDI pairs to cross.

(Receive on TPTD pair, Transmit on TPRD pair)

0 = Normal operation.

PAUSE_RX

0, RO

Pause Receive Negotiated:

Indicates that pause receive should be enabled in the MAC. Based

on ANAR[11:10] and ANLPAR[11:10] settings.

This function shall be enabled according to IEEE 802.3 Annex 28B

Table 28B-3, “Pause Resolution”, only if the Auto-Negotiated High-

est Common Denominator is a full duplex technology.

PAUSE_TX

0, RO

Pause Transmit Negotiated:

Indicates that pause transmit should be enabled in the MAC. Based

on ANAR[11:10] and ANLPAR[11:10] settings.

This function shall be enabled according to IEEE 802.3 Annex 28B

Table 28B-3, “Pause Resolution”, only if the Auto-Negotiated High-

est Common Denominator is a full duplex technology.

BIST_FE

0, RW/SC

BIST Force Error:

1 = Force BIST Error.

0 = Normal operation.

This bit forces a single error, and is self clearing.

PSR_15

0, RW

BIST Sequence select:

1 = PSR15 selected.

0 = PSR9 selected.

BIST_STATUS

0, LL/RO

BIST Test Status:

1 = BIST pass.

0 = BIST fail. Latched, cleared when BIST is stopped.

For a count number of BIST errors, see the BIST Error Count in the

CDCTRL1 register.

BIST_START

0, RW

BIST Start:

1 = BIST start.

0 = BIST stop.

BP_STRETCH

0, RW

Bypass LED Stretching:

This will bypass the LED stretching and the LEDs will reflect the in-

ternal value.

1 = Bypass LED stretching.

0 = Normal operation.

DP83849IF bảng dữ liệu(PDF) 73 Page - National Semiconductor (TI)

DP83849IF bảng dữ liệu(HTML) 73 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL