S71GS256 datasheet(169/195 Pages) SPANSION

169 / 195 page

October 4, 2004 cellRAM_00_A0

CellularRAM Type 2

169

Ad vance

Info rmat i o n

Note: CE# can stay LOW when transitioning between asynchronous operations. If CE# goes HIGH, it must remain HIGH

for at least 5ns (tCBPH) to schedule the appropriate internal refresh operation. See “How Extended Timings Impact Cel-

lularRAM™ Operation” for restrictions on the maximum CE# LOW time (tCEM).

Figure 60. Asynchronous WRITE Followed by Asynchronous READ

Table 62. WRITE Timing Parameters—Asynchronous WRITE Followed by Asynchronous READ

Symbol

70ns/80 MHz

85ns/66 MHz

Units

MinMax

tAS

tAVH

tAVS

tAW

tBW

tCVS

tCW

tDH

tDW

tOHZ

High-Z

VIH

VIL

VIH

VIL

VIH

VIL

VIH

VIL

VIH

VIL

VIH

VIL

VOH

VOL

A[22:0]

ADV#

CE#

LB#/UB#

DQ[15:0]

WAIT

tCEM

VIH

VIL

OE#

WE#

tBLZ

tOLZ

Valid

Address

(Note)

tWP tWPH

Valid

Output

VOH

VOL

tOE

Don't Care

Undefined

Legend:

Valid

Address

Valid

Address

tBW

tCW

tAW

tWR

tCBPH

tWC

DATA

tWHZ

DATA

tAS

tDH

tDW

tBHZ

tAA

tHZ

tLZ

tAVS

tAVH

tVPH tVP

tVS

tCVS

tAS

S71GS256 bảng dữ liệu(PDF) 169 Page - SPANSION

S71GS256 bảng dữ liệu(HTML) 169 Page - SPANSION

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL