công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

PIC18F6310E/PTSQTP bảng dữ liệu(PDF) 94 Page - Microchip Technology

tên linh kiện PIC18F6310E/PTSQTP
Giải thích chi tiết về linh kiện  64/80-Pin Flash Microcontrollers with nanoWatt Technology
PDF  404 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  MICROCHIP [Microchip Technology]
Trang chủ  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC18F6310E/PTSQTP bảng dữ liệu(HTML) 94 Page - Microchip Technology

Back Button PIC18F6310E/PTSQTP Datasheet HTML 90Page - Microchip Technology PIC18F6310E/PTSQTP Datasheet HTML 91Page - Microchip Technology PIC18F6310E/PTSQTP Datasheet HTML 92Page - Microchip Technology PIC18F6310E/PTSQTP Datasheet HTML 93Page - Microchip Technology PIC18F6310E/PTSQTP Datasheet HTML 94Page - Microchip Technology PIC18F6310E/PTSQTP Datasheet HTML 95Page - Microchip Technology PIC18F6310E/PTSQTP Datasheet HTML 96Page - Microchip Technology PIC18F6310E/PTSQTP Datasheet HTML 97Page - Microchip Technology PIC18F6310E/PTSQTP Datasheet HTML 98Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 94 / 404 page
background image
PIC18F6310/6410/8310/8410
DS39635A-page 92
Preliminary
 2004 Microchip Technology Inc.
7.2.2
16-BIT WORD WRITE MODE
Figure 7-2 shows an example of 16-bit Word Write
mode for PIC18F6410 devices. This mode is used for
word-wide memories, which includes some of the
EPROM and Flash type memories. This mode allows
opcode fetches and table reads from all forms of 16-bit
memory and table writes to any type of word-wide
external memories. This method makes a distinction
between TBLWT cycles to even or odd addresses.
During
a
TBLWT
cycle
to
an
even
address
(TBLPTR<0> = 0), the TABLAT data is transferred to a
holding latch and the external address data bus is
tri-stated for the data portion of the bus cycle. No write
signals are activated.
During
a
TBLWT
cycle
to
an
odd
address
(TBLPTR<0> = 1), the TABLAT data is presented on
the upper byte of the AD15:AD0 bus. The contents of
the holding latch are presented on the lower byte of the
AD15:AD0 bus.
The WRH signal is strobed for each write cycle; the
WRL pin is unused. The signal on the BA0 pin indicates
the LSb of TBLPTR, but it is left unconnected. Instead,
the UB and LB signals are active to select both bytes.
The obvious limitation to this method is that the table
write must be done in pairs on a specific word boundary
to correctly write a word location.
FIGURE 7-2:
16-BIT WORD WRITE MODE EXAMPLE
AD<7:0>
PIC18F8410
AD<15:8>
ALE
373
A<20:1>
373
OE
WRH
A<19:16>
A<x:0>
D<15:0>
OE
WR(1)
CE
D<15:0>
JEDEC Word
EPROM Memory
Address Bus
Data Bus
Control Lines
Note
1:
This signal only applies to table writes. See Section 6.1 “Table Reads and Table Writes”.
CE



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com