công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

MPL3150A2ST1 bảng dữ liệu(PDF) 22 Page - NXP Semiconductors

tên linh kiện MPL3150A2ST1
Giải thích chi tiết về linh kiện  I2C precision pressure sensor
PDF  46 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  NXP [NXP Semiconductors]
Trang chủ  http://www.nxp.com
Logo NXP - NXP Semiconductors

MPL3150A2ST1 bảng dữ liệu(HTML) 22 Page - NXP Semiconductors

Back Button MPL3150A2ST1 Datasheet HTML 18Page - NXP Semiconductors MPL3150A2ST1 Datasheet HTML 19Page - NXP Semiconductors MPL3150A2ST1 Datasheet HTML 20Page - NXP Semiconductors MPL3150A2ST1 Datasheet HTML 21Page - NXP Semiconductors MPL3150A2ST1 Datasheet HTML 22Page - NXP Semiconductors MPL3150A2ST1 Datasheet HTML 23Page - NXP Semiconductors MPL3150A2ST1 Datasheet HTML 24Page - NXP Semiconductors MPL3150A2ST1 Datasheet HTML 25Page - NXP Semiconductors MPL3150A2ST1 Datasheet HTML 26Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 46 page
background image
NXP Semiconductors
MPL3150A2S
I2C precision pressure sensor
1st read (1 byte)
OUT_P_MSB (oldest)
2nd read (1 byte)
OUT_P_CSB (oldest)
3rd read (1 byte)
OUT_P_LSB (oldest)
4th read (1 byte)
OUT_T_MSB (oldest)
5th read (1 byte)
OUT_T_LSB (oldest)
.
.
.
.
.
.
158th read (1 byte)
OUT_T_LSB (oldest)
159th read (1 byte)
00h
160th read (1 byte)
00h
Table 25. Read accesses through F_DATA
14.8.3 F_SETUP- FIFO setup register (address 0Fh)
A FIFO sample count exceeding the watermark event does not stop the FIFO from accepting new data.
The FIFO update rate is dictated by the selected system acquisition rate (ST bits of CTRL_REG2).
When a byte is read from the FIFO buffer the oldest sample data in the FIFO buffer is returned and also deleted
from the front of the FIFO buffer, while the FIFO sample count is decremented by one. It is assumed that the
host application shall use the I2C BURST read transaction to dump the FIFO.
Bit
7
6
5
4
3
2
1
0
Symbol
F_MODE[1:0]
F_WMRK[5:0]
Reset
0
0
0
0
0
0
0
0
Access
R
R
R
R
R
R
R
R
Table 26. F_SETUP- FIFO setup register (address 0Fh) bit allocation
MPL3150A2S
All information provided in this document is subject to legal disclaimers.
© 2023 NXP B.V. All rights reserved.
Product data sheet
Rev. 1.3 — 8 May 2023
22 / 46



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com