công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

APR9/D bảng dữ liệu(PDF) 44 Page - NXP Semiconductors

tên linh kiện APR9/D
Giải thích chi tiết về linh kiện  24-BIT DIGITAL SIGNAL PROCESSOR
PDF  101 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  NXP [NXP Semiconductors]
Trang chủ  http://www.nxp.com
Logo NXP - NXP Semiconductors

APR9/D bảng dữ liệu(HTML) 44 Page - NXP Semiconductors

Back Button APR9/D Datasheet HTML 40Page - NXP Semiconductors APR9/D Datasheet HTML 41Page - NXP Semiconductors APR9/D Datasheet HTML 42Page - NXP Semiconductors APR9/D Datasheet HTML 43Page - NXP Semiconductors APR9/D Datasheet HTML 44Page - NXP Semiconductors APR9/D Datasheet HTML 45Page - NXP Semiconductors APR9/D Datasheet HTML 46Page - NXP Semiconductors APR9/D Datasheet HTML 47Page - NXP Semiconductors APR9/D Datasheet HTML 48Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 44 / 101 page
background image
2-26
DSP56001A/D, Rev. 1
MOTOROLA
DSP56001A
External Bus Asynchronous Timing
EXTERNAL BUS ASYNCHRONOUS TIMING
VCC = 5.0 V ± 10% for 27 MHz;VCC = 5.0 V ± 5% for 33 MHz;
TJ = –40 to 105 ˚C; CL = 50 pF + 1 TTL loads
WS = Number of Wait States, as determined by BCR (WS = 0 to 15)
Capacitance Derating:
The DSP56001A external bus timing specifications are designed and
tested at the maximum capacitive load of 50 pF, including stray capacitance. Typically, the drive
capability of the external bus pins (A0-A15, D0-D23, PS, DS, RD, WR, X/Y) derates linearly at 1 ns
per 12 pF of additional capacitance from 50 pF to 250 pF of loading. Port B and C pins (HI, SCI,
SSI) derate linearly at 1 ns per 5 pF of additional capacitance from 50 pF to 250 pF of loading.
Active low lines should be pulled up in a manner consistent with the AC and DC specifications.
Table 2-13
External Bus Asynchronous Timing
No.
Characteristics
27 MHz
33 MHz
Unit
Min
Max
Min
Max
115 Delay from BR Assertion to BG
Assertion
•
With no external access
from the DSP
•
During external read or
write access
•
During external read-
modify-write access
•
During Stop mode—
external bus will not be
released and BG will
not go low
•
During Wait mode
2
× T
C + TH
TC + TH
TC + TH
—
TH + 3
4
× T
C +
TH + 15
4
× T
C + TH +
TC × WS + 15
6
× T
C + TH +
2
× T
C × WS +
15
—
TC + TH + 23
2
× T
C + TH
TC + TH
TC + TH
—
TH + 3
4
× T
C +
TH + 13
4
× T
C + TH +
TC × WS + 13
6
× T
C + TH +
2
× T
C × WS +
13
—
TC + TH + 19
ns
ns
ns
ns
ns
116 Delay from BR Deassertion to
BG Deassertion
2
× T
C
4
× T
C + 15
2
× T
C
4
× T
C + 13
ns
117 BG Deassertion Duration
2
× T
C + TH –
8
—2
× T
C + TH –
6
—ns
118 Delay from Address, Data, and
Control Bus High Impedance to
BG Assertion
0—0—
ns
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com