APR9SLASHD datasheet(36/101 Pages) NXP

36 / 101 page

2-18

DSP56001A/D, Rev. 1

MOTOROLA

DSP56001A

Serial Communication Interface (SCI) Timing

SERIAL COMMUNICATION INTERFACE (SCI) TIMING

VCC = 5.0 V ± 10% for 27 MHz; 5.0 V ± 5% for 33 MHz;

TJ =-40 to 105 ˚C; CL = 50 pF + 1 TTL loads

tSCC = Synchronous Clock Cycle Time (For internal clock, tSCC is determined by the SCI Clock

Control Register and TC.) The minimum tSCC value is 8 × TC.

Table 2-10

SCI Synchronous Mode Timing (27/33 MHz)

Num

Characteristics

27 MHz

33 MHz

Unit

Min

Max

Min

Max

Synchronous Clock Cycle—tSCC

× T

—8

× T

—ns

Clock Low Period

× T

C– 15

—

× T

C– 13

—

Clock High Period

× T

C– 15

—

× T

C– 13

—

< intentionally blank >

————

—

Output Data Setup to Clock

Falling Edge (Internal Clock)

× T

C + TL –

—2

× T

C + TL –

—ns

Output Data Hold After Clock

Rising Edge (Internal Clock)

× T

C – TL –

—2

× T

C – TL –

—ns

Input Data Setup Time Before

Clock

Rising Edge (Internal Clock)

× T

C + TL +

—2

× T

C + TL +

—ns

Input Data Not Valid Before

Clock Rising Edge (Internal

Clock)

—2

× T

C + TL –

—2

× T

C + TL –

Clock Falling Edge to Output

Data Valid (External Clock)

—48—39

Output Data Hold After Clock

Rising Edge (External Clock)

TC + 9

—

TC + 8

—

Input Data Setup Time Before

Clock

Rising Edge (External Clock)

23—19—

Input Data Hold Time After

Clock Rising Edge (External

Clock)

31—25—

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

APR9/D bảng dữ liệu(PDF) 36 Page - NXP Semiconductors

APR9/D bảng dữ liệu(HTML) 36 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL