HC705C9AGRSSLASHD datasheet(107/157 Pages) NXP

107 / 157 page

General Release Specification

SPI Registers

MC68HC705C9A — Rev. 2.0

Serial Peripheral Interface

10.6.2 Serial Peripheral Status Register (SPSR)

The SPI status register, shown in Figure 10-5, contains flags to signal

the following conditions:

•

SPI transmission complete

•

Write collision

•

Mode fault

SPIF — SPI Transfer Complete Flag

The serial peripheral data transfer flag bit is set upon completion of

data transfer between the processor and external device. If SPIF

goes high, and if SPIE is set, a serial peripheral interrupt is generated.

Clearing the SPIF bit is accomplished by reading the SPSR (with

SPIF set) followed by an access of the SPDR. Following the initial

transfer, unless SPSR is read (with SPIF set) first, attempts to write to

SPDR are inhibited.

Table 10-1. SPI Clock

Rate Selection

SPR[1:0]

SPI Clock Rate

Internal Clock

÷ 2

Internal Clock

÷ 4

Internal Clock

÷ 16

Internal Clock

÷ 32

SPSR

Bit 7

654321

Bit 0

Read:

SPIF

WCOL

MODF

0000

Write:

Reset:

00000000

= Unimplemented

Figure 10-5. SPI Status Register

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

HC705C9AGRS/D bảng dữ liệu(PDF) 107 Page - NXP Semiconductors

HC705C9AGRS/D bảng dữ liệu(HTML) 107 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL