HC705C9AGRSSLASHD datasheet(103/157 Pages) NXP

103 / 157 page

General Release Specification

Functional Description

MC68HC705C9A — Rev. 2.0

Serial Peripheral Interface

10.5 Functional Description

Figure 10-2 shows a block diagram of the serial peripheral interface

circuitry. When a master device transmits data to a slave via the MOSI

line, the slave device responds by sending data to the master device via

the master’s MISO line. This implies full duplex transmission with both

data out and data in synchronized with the same clock signal. Thus, the

byte transmitted is replaced by the byte received and eliminates the

need for separate transmit-empty and receive-full status bits. A single

status bit (SPIF) is used to signify that the I/O operation has been

completed.

Figure 10-2. Serial Peripheral Interface Block Diagram

543210

SPE

SPIE

SPI CONTROL REGISTER (SPCR)

MSTR

CPOL

CPHA

SPR1

SPR2

$000A

WCOL

SPIF

SPI STATUS REGISTER (SPSR)

MODF

$000B

BIT 6

BIT 7

SPI DATA REGISTER (SPDR)

BIT 5

BIT 4

BIT 3

BIT 2

BIT 1

BIT 0

$000C

DWOM

SPI SHIFT REGISTER

DIVIDER

CLOCK

LOGIC

SPDR ($000C)

7 6 5 4 3 2 1 0

MODF

WCOL

SPIF

SPR1

SPR0

CPOL

CPHA

MSTR

SPE

SPIE

PD3/

MOSI

PD2/

MISO

÷ 2

÷ 32

÷ 16

÷ 4

SELECT

SPI

CONTROL

INTERNAL DATA BUS

MSTR

INTERNAL

CLOCK

(XTAL

÷2)

SPI CLOCK (MASTER)

SPI INTERRUPT REQUEST

PD4/

SCK

PD5/

(SLAVE)

SPI

(MASTER)

CLOCK

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

HC705C9AGRS/D bảng dữ liệu(PDF) 103 Page - NXP Semiconductors

HC705C9AGRS/D bảng dữ liệu(HTML) 103 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL