PAC1941T-1ESLASH4MX. datasheet(69/96 Pages) MICROCHIP

69 / 96 page

 2021 Microchip Technology Inc.

DS20006543A-page 69

PAC194X

OC LIMITN (30H-33H) REGISTER

R/W-0

OC LIMIT[15:8]

bit 15

bit 8

R/W-0

OC LIMIT[7:0]

bit 7

bit 0

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as ‘0’

-n = Value at POR

‘1’ = Bit is set

‘0’ = Bit is cleared

x = Bit is unknown

bit 15-0

OC LIMIT[15:0]: Overcurrent (OC) limit for each channel. This limit is a two’s complement number for

all modes. Disable ALERTs in Register 7-34 before changing the value to avoid false triggers. Each

channel has its own limit and addressable register. Address 30h determines the limit for Channel 1,

33h for Channel 4.

UC LIMITN (34H-37H) REGISTER

R/W-0

UC LIMIT[15:8]

bit 15

bit 8

R/W-0

UC LIMIT[7:0]

bit 7

bit 0

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as ‘0’

-n = Value at POR

‘1’ = Bit is set

‘0’ = Bit is cleared

x = Bit is unknown

bit 15-0

UC LIMIT[15:0]: Undercurrent (UC) limit for each channel. This limit is a two’s complement number

for all modes. Disable ALERTs in Register 7-34 before changing the value to avoid false triggers. Each

channel has its own limit and addressable register. Address 34h determines the limit for Channel 1,

37h for Channel 4.

PAC1941T-1E/4MX. bảng dữ liệu(PDF) 69 Page - Microchip Technology

PAC1941T-1E/4MX. bảng dữ liệu(HTML) 69 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96

bảng dữ liệu tải về

Link URL