ST20-GP6 datasheet(66/123 Pages) STMICROELECTRONICS

66 / 123 page

ST20-GP6

66/123

11 Low power controller

11.1 Low power control

The ST20-GP6 is designed for 0.35 micron, 3.3V CMOS technology and runs at speeds of up to

50 MHz. 3.3V operation provides reduced power consumption internally and allows the use of low

power peripherals. In addition, to further enhance the potential for battery operation, a low power

power-down mode is available.

The different power levels of the ST20-GP6 are listed below.

•

Operating power — power consumed during functional operation.

•

Stand-by power — power consumed during little or no activity. The CPU is idle but ready to

immediately respond to an interrupt/reschedule.

•

Power-down — internal clocks are stopped and power consumption is signiﬁcantly reduced.

Functional operation is stalled. Normal functional operation can be resumed from previous

state as soon as the clocks are stable. All internal logic is static so no information is lost

during power down.

•

Power to most of the chip removed — only the real time clock supply (

RTCVDD) power on.

11.1.1 Power-down mode

Power-down mode can be achieved in one of two ways, as listed below.

•

Availability of direct clock input — this allows external control of clocking directly and thus

direct control of power consumption.

•

Internal global system clock may be stopped — in this case the external clock remains run-

ning. This mechanism allows the PLL to be kept running (if desired) so that wake up from

low power mode will be fast.

The low power timer and alarm are provided to control the duration for which the global clock gen-

eration is stopped during low power mode. The timer and alarm registers can be set by the device

store instructions and read by the device load instructions.

The ST20-GP6 enters power-down when:

•

the low power alarm is programmed and started, via conﬁguration registers, providing there

are no interrupts pending.

The ST20-GP6 exits power-down when:

•

there is speciﬁc external pin activity (

Interrupt pin);

•

the low power alarm counter reaches zero.

In power-down mode the processor and all peripherals are stopped, including the external memory

controller and optionally the PLL. Effectively the internal clock is stopped and functional operation

is stalled. On restart the clock is restarted and the chip resumes normal functional operation.

ST20-GP6 bảng dữ liệu(PDF) 66 Page - STMicroelectronics

ST20-GP6 bảng dữ liệu(HTML) 66 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL