công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

Preview PDF HTML

UPSD3422EB40U6 bảng dữ liệu(PDF) 279 Page - STMicroelectronics

tên linh kiện UPSD3422EB40U6
Giải thích chi tiết về linh kiện  Turbo Plus series Fast Turbo 8032 MCU with USB and programmable logic
PDF  300 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  STMICROELECTRONICS [STMicroelectronics]
Trang chủ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

UPSD3422EB40U6 bảng dữ liệu(HTML) 279 Page - STMicroelectronics

Back Button UPSD3422EB40U6 Datasheet HTML 275Page - STMicroelectronics UPSD3422EB40U6 Datasheet HTML 276Page - STMicroelectronics UPSD3422EB40U6 Datasheet HTML 277Page - STMicroelectronics UPSD3422EB40U6 Datasheet HTML 278Page - STMicroelectronics UPSD3422EB40U6 Datasheet HTML 279Page - STMicroelectronics UPSD3422EB40U6 Datasheet HTML 280Page - STMicroelectronics UPSD3422EB40U6 Datasheet HTML 281Page - STMicroelectronics UPSD3422EB40U6 Datasheet HTML 282Page - STMicroelectronics UPSD3422EB40U6 Datasheet HTML 283Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 279 / 300 page
background image
Obsolete
Product(s)
- Obsolete
Product(s)
Obsolete
Product(s)
- Obsolete
Product(s)
UPSD3422, UPSD3433, UPSD3434, UPSD3454
DC and AC parameters
279/300
Table 220.
CPLD combinatorial timing (5 V PSD module)
Symbol
Parameter
Conditions
Min
Max
PT
Aloc
Turbo
off
Slew
rate(1)
1.
Fast Slew Rate output available on PA3-PA0, PB3-PB0, and PD2-PD1. Decrement times by given
amount.
Unit
tPD
(2)
2.
tPD for MCU address and control signals refers to delay from pins on Port 0, Port 2, RD WR, PSEN and
ALE to CPLD combinatorial output (80-pin package only).
CPLD input pin/feedback to
CPLD combinatorial output
20
+ 2
+ 10
– 2
ns
tEA
CPLD input to CPLD
Output Enable
21
+ 10
– 2
ns
tER
CPLD input to CPLD
Output Disable
21
+ 10
– 2
ns
tARP
CPLD register clear or
preset delay
21
+ 10
– 2
ns
tARPW
CPLD register clear or
preset pulse width
10
+ 10
ns
tARD
CPLD array delay
Any
macrocell
11
+ 2
ns
Table 221.
CPLD combinatorial timing (3 V PSD module)
Symbol
Parameter
Conditions
Min
Max
PT
Aloc
Turbo
off
Slew
rate(1)
1.
Fast Slew Rate output available on PA3-PA0, PB3-PB0, and PD2-PD1. Decrement times by given
amount.
Unit
tPD
(2)
2.
tPD for MCU address and control signals refers to delay from pins on Port 0, Port 2, RD WR, PSEN and
ALE to CPLD combinatorial output (80-pin package only).
CPLD input pin/feedback
to CPLD combinatorial
output
35
+ 4
+ 15
– 6
ns
tEA
CPLD input to CPLD
Output Enable
38
+ 15
– 6
ns
tER
CPLD input to CPLD
Output Disable
38
+ 15
– 6
ns
tARP
CPLD register clear or
preset delay
35
+ 15
– 6
ns
tARPW
CPLD register clear or
preset pulse width
18
+ 15
ns
tARD
CPLD array delay
Any
macrocell
20
+ 4
ns
Obsolete
Product(s)
- Obsolete
Product(s)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com