UPSD3422_V01 datasheet(145/300 Pages) STMICROELECTRONICS

145 / 300 page

Obsolete

Product(s)

- Obsolete

Product(s)

Obsolete

Product(s)

- Obsolete

Product(s)

UPSD3422, UPSD3433, UPSD3434, UPSD3454

SPI (synchronous peripheral interface)

145/300

Figure 46.

SPI transmit operation example

24.4

SPI SFR registers

Six SFR registers control the SPI interface:

●

SPICON0 (Table 89) for interface control

●

SPICON1 (Table 91) for interrupt control

●

SPITDR (SFR D4h, Write only) holds byte to transmit

●

SPIRDR (SFR D5h, Read only) holds byte received

●

SPICLKD (Table 93) for clock divider

●

SPISTAT (Table 95 on page 149) holds interface status

The SPI interface functional block diagram (Figure 47) shows these six SFRs. Both the

transmit and receive data paths are double-buffered, meaning that continuous transmitting

or receiving (back-to-back transfer) is possible by reading from SPIRDR or writing data to

SPITDR while shifting is taking place. There are a number of flags in the SPISTAT register

that indicate when it is full or empty to assist the 8032 MCU in data flow management. When

enabled, these status flags will cause an interrupt to the MCU.

Bit0

SPICLK

(SPO=0)

SPICLK

(SPO=1)

SPITXD

Bit1

Bit7

Bit0

Bit1

Bit7

1 frame

TISF

TEISF

BUSY

SPIINTR

SPITDR Empty

interrupt requested

Interrupt handler

write data in TDR

SPITDR Empty

interrupt requested

Transmit End

interrupt requested

SPISEL

AI07854

Obsolete

Product(s)

- Obsolete

Product(s)

UPSD3422 bảng dữ liệu(PDF) 145 Page - STMicroelectronics

UPSD3422 bảng dữ liệu(HTML) 145 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL