UPSD3422_V01 datasheet(98/300 Pages) STMICROELECTRONICS

98 / 300 page

Obsolete

Product(s)

- Obsolete

Product(s)

Obsolete

Product(s)

- Obsolete

Product(s)

Standard 8032 timer/counters

UPSD3422, UPSD3433, UPSD3434, UPSD3454

98/300

20.4

SFR, TMOD

Timer 0 and Timer 1 have four modes of operation controlled by the SFR named TMOD

(Table 58).

20.5

Timer 0 and Timer 1 operating modes

The “Timer” or “Counter” function is selected by the C/T control bits in TMOD. The four

operating modes are selected by bit-pairs M[1:0] in TMOD. Modes 0, 1, and 2 are the same

for both Timer/Counters. Mode 3 is different.

20.5.1

Mode 0

Putting either Timer/Counter into Mode 0 makes it an 8-bit Counter with a divide-by-32 pre-

scaler. Figure 24 shows Mode 0 operation as it applies to Timer 1 (same applies to Timer 0).

In this mode, the Timer register is configured as a 13-bit register. As the count rolls over

from all '1s' to all '0s,' it sets the Timer Interrupt flag TF1. The counted input is enabled to the

Timer when TR1 = 1 and either GATE = 0 or EXTINT1 = 1. (Setting GATE = 1 allows the

Timer to be controlled by external input pin, EXTINT1, to facilitate pulse width

measurements). TR1 is a control bit in the SFR, TCON. GATE is a bit in the SFR, TMOD.

The 13-bit register consists of all 8 bits of TH1 and the lower 5 bits of TL1. The upper 3 bits

of TL1 are indeterminate and should be ignored. Setting the run flag, TR1, does not clear

the registers.

Mode 0 operation is the same for the Timer 0 as for Timer 1. Substitute TR0, TF0, C0, TL0,

TH0, and EXTINT0 for the corresponding Timer 1 signals in Figure 24. There are two

different GATE Bits, one for Timer 1 and one for Timer 0.

20.5.2

Mode 1

Mode 1 is the same as Mode 0, except that the Timer register is being run with all 16 bits.

20.5.3

Mode 2

Mode 2 configures the Timer register as an 8-bit Counter (TL1) with automatic reload, as

shown in Figure 25 on page 100. Overflow from TL1 not only sets TF1, but also reloads TL1

with the contents of TH1, which is preset with firmware. The reload leaves TH1 unchanged.

Mode 2 operation is the same for Timer/Counter 0.

20.5.4

Mode 3

Timer 1 in Mode 3 simply holds its count. The effect is the same as setting TR1 = 0.

Timer 0 in Mode 3 establishes TL0 and TH0 as two separate counters. The logic for Mode 3

on Timer 0 is shown in Figure 26 on page 100. TL0 uses the Timer 0 control Bits: C/T,

GATE, TR0, and TF0, as well as the pin EXTINT0. TH0 is locked into a timer function

(counting at a rate of 1/12 fOSC) and takes over the use of TR1 and TF1 from Timer 1. Thus,

TH0 now controls the “Timer 1“ interrupt flag.

Mode 3 is provided for applications requiring an extra 8-bit timer on the counter (see

Figure 26 on page 100). With Timer 0 in Mode 3, a UPSD34xx device can look like it has

three Timer/Counters (not including the PCA). When Timer 0 is in Mode 3, Timer 1 can be

Obsolete

Product(s)

- Obsolete

Product(s)

UPSD3422 bảng dữ liệu(PDF) 98 Page - STMicroelectronics

UPSD3422 bảng dữ liệu(HTML) 98 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL