công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

ADV7321 bảng dữ liệu(PDF) 8 Page - Analog Devices

tên linh kiện ADV7321
Giải thích chi tiết về linh kiện  Multiformat 216 MHz Video Encoder with Six NSV 12-Bit DACs
PDF  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  AD [Analog Devices]
Trang chủ  http://www.analog.com
Logo AD - Analog Devices

ADV7321 bảng dữ liệu(HTML) 8 Page - Analog Devices

Back Button ADV7321 Datasheet HTML 4Page - Analog Devices ADV7321 Datasheet HTML 5Page - Analog Devices ADV7321 Datasheet HTML 6Page - Analog Devices ADV7321 Datasheet HTML 7Page - Analog Devices ADV7321 Datasheet HTML 8Page - Analog Devices ADV7321 Datasheet HTML 9Page - Analog Devices ADV7321 Datasheet HTML 10Page - Analog Devices ADV7321 Datasheet HTML 11Page - Analog Devices ADV7321 Datasheet HTML 12Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 88 page
background image
ADV7320/ADV7321
Rev. 0 | Page 8 of 88
TIMING SPECIFICATIONS
VAA = 2.375 V to 2.625 V, VDD = 2.375 V to 2.625 V, VDD_IO = 2.375 V to 3.6 V, VREF = 1.235 V, RSET = 3040 Ω, RLOAD = 300 Ω. All
specifications TMIN to TMAX (0°C to 70°C), unless otherwise noted.
Table 4.
Parameter
Min
Typ
Max
Unit
Test Conditions
MPU PORT1
SCLOCK Frequency
0
400
kHz
SCLOCK High Pulse Width, t1
0.6
µs
SCLOCK Low Pulse Width, t2
1.3
µs
Hold Time (Start Condition), t3
0.6
µs
First clock generated after this period relevant for
repeated start condition
Setup Time (Start Condition), t4
0.6
µs
Data Setup Time, t5
100
ns
SDATA, SCLOCK Rise Time, t6
300
ns
SDATA, SCLOCK Fall Time, t7
300
ns
Setup Time (Stop Condition), t8
0.6
µs
RESET Low Time
100
ns
ANALOG OUTPUTS
Analog Output Delay2
7
ns
Output Skew
1
ns
CLOCK CONTROL AND PIXEL PORT3
fCLK
29.5
MHz
SD PAL square pixel mode
fCLK
81
MHz
PS/HD async mode
Clock High Time, t9
40
% of one clk cycle
Clock Low Time, t10
40
% of one clk cycle
Data Setup Time, t111
2.0
ns
Data Hold Time, t121
2.0
ns
SD Output Access Time, t13
15
ns
SD Output Hold Time, t14
5.0
ns
HD Output Access Time, t13
14
ns
HD Output Hold Time, t14
5.0
ns
PIPELINE DELAY4
63
clk cycles
SD (2×, 16×)
76
clk cycles
SD component mode (16×)
35
clk cycles
PS (1×)
41
clk cycles
PS (8×)
36
clk cycles
HD (2×, 1×)
1 Guaranteed by characterization.
2 Output delay measured from the 50% point of the rising edge of CLOCK to the 50% point of DAC output full-scale transition.
3 Data: C[9:0]; Y[9:0], S[9:0]
Control: P_HSYNC, P_VSYNC, P_BLANK, S_HSYNC, S_VSYNC, S_BLANK
4 SD, PS = 27 MHz, HD = 74.25 MHz.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com