ADV7321 datasheet(77/88 Pages) AD

tên linh kiện	ADV7321

Giải thích chi tiết về linh kiện	Multiformat 216 MHz Video Encoder with Six NSV 12-Bit DACs

PDF	88 Pages

Scroll/Zoom	100%

nhà sản xuất	AD [Analog Devices]

Trang chủ	http://www.analog.com

Logo

77 / 88 page

ADV7320/ADV7321

Rev. 0 | Page 77 of 88

MODE 1—MASTER OPTION

(TIMING REGISTER 0 TR0 = X X X X X 0 1 1)

In this mode, the ADV7320/ADV7321 can generate horizontal

sync and odd/even field signals. When HSYNC is low, a

transition of the field input indicates a new frame, i.e., vertical

retrace. The BLANK signal is optional. When the BLANK input

is disabled, ADV7320/ADV7321 automatically blank all

normally blank lines as per CCIR-624. Pixel data is latched on

the rising clock edge following the timing signal transitions.

HSYNC, BLANK, and FIELD are output on S_HSYNC,

S_BLANK, and S_VSYNC.

622

623

624

625

DISPLAY

VERTICAL BLANK

ODD FIELD

EVEN FIELD

FIELD

DISPLAY

309

310

311

312

313

314

315

316

317

318

319

334

335

336

DISPLAY

VERTICAL BLANK

ODD FIELD

EVEN FIELD

DISPLAY

320

FIELD

HSYNC

BLANK

HSYNC

BLANK

Figure 114. SD Slave Mode 1 (PAL)

FIELD

PIXEL

DATA

PAL = 12

× CLOCK/2

NTSC = 16

× CLOCK/2

HSYNC

BLANK

PAL = 132

× CLOCK/2

NTSC = 122

× CLOCK/2

Figure 115. SD Timing Mode 1—Odd/Even Field Transitions Master/Slave

ADV7321 bảng dữ liệu(PDF) 77 Page - Analog Devices

ADV7321 bảng dữ liệu(HTML) 77 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

bảng dữ liệu tải về

Link URL