74F374 datasheet(7/12 Pages) PHILIPS

7 / 12 page

Philips Semiconductors

Product specification

74F373/74F374

Latch/flip-flop

December 5, 1994

AC SETUP REQUIREMENTS

LIMITS

Tamb = +25°C

Tamb = 0°C to +70°C

SYMBOL

PARAMETER

TEST

VCC = +5.0V

VCC = +5.0V ± 10%

UNIT

CONDITION

CL = 50pF, RL = 500Ω

CL= 50pF, RL = 500Ω

MIN

TYP

MAX

MIN

MAX

tsu (H)

tsu (L)

Setup time, high or low level

Dn to E

Waveform 4

1.0

th (H)

th (L)

Hold time, high or low level

Dn to E

74F373

Waveform 4

3.0

tw (H)

E Pulse width, high

Waveform 1

3.5

4.0

tsu (H)

tsu (L)

Setup time, high or low level

Dn to CP

Waveform 5

2.0

th (H)

th (L)

Hold time, high or low level

Dn to CP

74F374

Waveform 5

tw (H)

tw (L)

CP Pulse width,

high or low

Waveform 5

3.5

4.0

3.5

4.0

AC WAVEFORMS

For all waveforms, VM = 1.5V.

The shaded areas indicate when the input is permitted to change for

predictable output performance.

CP VM

tw(H)

1/fmax

tPHL

tw(L)

tPLH

SF00258

Waveform 1. Propagation delay for clock input to output,

clock pulse widths, and maximum clock frequency

tPHL

EVM

tw(H)

tPLH

SF00259

Waveform 2. Propagation delay for enable to output

and enable pulse width

tPHL

tPLH

SF00260

Waveform 3. Propagation delay for data to output

tsu(L)

th(L)

tsu(H)

th(H)

SF00261

Waveform 4. Data setup time and hold times

74F374 bảng dữ liệu(PDF) 7 Page - NXP Semiconductors

74F374 bảng dữ liệu(HTML) 7 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12

bảng dữ liệu tải về

Link URL