CC1070-RTY1 datasheet(31/57 Pages) TI

31 / 57 page

CC1070

SWRS043

Page 31 of 58

End of calibration

Read STATUS register and wait until

CAL_COMPLETE=1

Start calibration

Write MAIN register = 91h or D1h:

F_REG=0 (or 1), PD_MODE=1,

FS_PD=0, CORE_PD=0, BIAS_PD=0,

RESET_N=1

Write FREQ_A, FREQ_B, VCO,

CLOCK_A and CLOCK_B registers.

PLL_BW = 146 + 16log

2(fref/7.126)

Write CALIBRATE register = BCh

Start calibration

Calibrate TX frequency register A

(MAIN = 91h) or B (MAIN = D1h)

ref is the reference frequency (in

MHz)

Read STATUS register and wait until

LOCK_CONTINUOUS=1

Wait for T ≥ 100 us

Yes

Calibration OK?

End of calibration

Read STATUS register and wait until

CAL_COMPLETE=1

Start calibration

Write MAIN register = 91h or D1h:

F_REG=0 (or 1), PD_MODE=1,

FS_PD=0, CORE_PD=0, BIAS_PD=0,

RESET_N=1

Write FREQ_A, FREQ_B, VCO,

CLOCK_A and CLOCK_B registers.

PLL_BW = 146 + 16log

2(fref/7.126)

Write CALIBRATE register = BCh

Start calibration

Calibrate TX frequency register A

(MAIN = 91h) or B (MAIN = D1h)

ref is the reference frequency (in

MHz)

Read STATUS register and wait until

LOCK_CONTINUOUS=1

Wait for T ≥ 100 us

Yes

Calibration OK?

Figure 17. Calibration algorithm

14.3 PLL Turn-on Time versus Loop Filter Bandwidth

If calibration has been performed the PLL

turn-on time is the time needed for the

PLL to lock to the desired frequency when

going from power down mode (with the

crystal oscillator running) to TX mode. The

PLL turn-on time depends on the PLL loop

filter bandwidth. Table 19 gives the PLL

turn-on time for different PLL loop filter

bandwidths.

CC1070-RTY1 bảng dữ liệu(PDF) 31 Page - Texas Instruments

CC1070-RTY1 bảng dữ liệu(HTML) 31 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57

bảng dữ liệu tải về

Link URL