công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

FU008-A-R-SD bảng dữ liệu(PDF) 9 Page - ABLIC Inc.

tên linh kiện FU008-A-R-SD
Giải thích chi tiết về linh kiện  AUTOMOTIVE, 125°C OPERATION, 2-WIRE TIMER WITH BUILT-IN QUARTZ CRYSTAL
PDF  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  ABLIC [ABLIC Inc.]
Trang chủ  https://www.ablic.com
Logo ABLIC - ABLIC Inc.

FU008-A-R-SD bảng dữ liệu(HTML) 9 Page - ABLIC Inc.

Back Button FU008-A-R-SD Datasheet HTML 5Page - ABLIC Inc. FU008-A-R-SD Datasheet HTML 6Page - ABLIC Inc. FU008-A-R-SD Datasheet HTML 7Page - ABLIC Inc. FU008-A-R-SD Datasheet HTML 8Page - ABLIC Inc. FU008-A-R-SD Datasheet HTML 9Page - ABLIC Inc. FU008-A-R-SD Datasheet HTML 10Page - ABLIC Inc. FU008-A-R-SD Datasheet HTML 11Page - ABLIC Inc. FU008-A-R-SD Datasheet HTML 12Page - ABLIC Inc. FU008-A-R-SD Datasheet HTML 13Page - ABLIC Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 29 page
background image
CONVENIENCE TIMER
AUTOMOTIVE, 125°C OPERATION, 2-WIRE TIMER WITH BUILT-IN QUARTZ CRYSTAL
Rev.2.1_00
S-35710M A Series
9
AC Electrical Characteristics
Table 7 Measurement Conditions
0.8
× VDD
Input pulse voltage
Output reference voltage
0.2
× VDD
0.7
× VDD
0.3
× VDD
Figure 7 Input / Output Waveform during AC Measurement
Input pulse voltage
VIH = 0.8
× VDD,
VIL = 0.2
× VDD
Input pulse rise / fall time
20 ns
Output reference voltage
VOH = 0.7
× VDD,
VOL = 0.3
× VDD
Output load
100 pF
Table 8 AC Electrical Characteristics
(Ta =
−40°C to +125°C)
Item
Symbol
VDD = 1.8 V to 2.5 V
VDD = 2.5 V to 5.5 V
Unit
Min.
Max.
Min.
Max.
SCL clock frequency
fSCL
0
400
0
1000
kHz
SCL clock "L" time
tLOW
1.3
−
0.4
−
μs
SCL clock "H" time
tHIGH
0.6
−
0.3
−
μs
SDA output delay time*1
tAA
−
0.9
−
0.5
μs
Start condition set-up time
tSU.STA
0.6
−
0.25
−
μs
Start condition hold time
tHD.STA
0.6
−
0.25
−
μs
Data input set-up time
tSU.DAT
100
−
80
−
ns
Data input hold time
tHD.DAT
0
−
0
−
ns
Stop condition set-up time
tSU.STO
0.6
−
0.25
−
μs
SCL, SDA rise time
tR
−
0.3
−
0.3
μs
SCL, SDA fall time
tF
−
0.3
−
0.3
μs
Bus release time
tBUF
1.3
−
0.5
−
μs
Noise suppression time
tl
−
50
−
50
ns
*1. Since the output form of the SDA pin is Nch open-drain output, the SDA output delay time is determined by the values of
the load resistance and load capacitance outside the IC. Figure 9 shows the relationship between the output load
values.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com