công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

PIC16F616-E/ML bảng dữ liệu(PDF) 115 Page - Cirrus Logic

tên linh kiện PIC16F616-E/ML
Giải thích chi tiết về linh kiện  14-Pin Flash-Based, 8-Bit CMOS Microcontrollers
PDF  172 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  APEX [Cirrus Logic]
Trang chủ  http://www.cirrus.com
Logo APEX - Cirrus Logic

PIC16F616-E/ML bảng dữ liệu(HTML) 115 Page - Cirrus Logic

Back Button PIC16F616-E/ML Datasheet HTML 111Page - Cirrus Logic PIC16F616-E/ML Datasheet HTML 112Page - Cirrus Logic PIC16F616-E/ML Datasheet HTML 113Page - Cirrus Logic PIC16F616-E/ML Datasheet HTML 114Page - Cirrus Logic PIC16F616-E/ML Datasheet HTML 115Page - Cirrus Logic PIC16F616-E/ML Datasheet HTML 116Page - Cirrus Logic PIC16F616-E/ML Datasheet HTML 117Page - Cirrus Logic PIC16F616-E/ML Datasheet HTML 118Page - Cirrus Logic PIC16F616-E/ML Datasheet HTML 119Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 115 / 172 page
background image
© 2006 Microchip Technology Inc.
Preliminary
DS41288A-page 113
PIC16F616/16HV616
FIGURE 11-9:
WAKE-UP FROM SLEEP THROUGH INTERRUPT
11.8
Code Protection
If
the
code
protection
bit(s)
have
not
been
programmed, the on-chip program memory can be
read out using ICSP™ for verification purposes.
11.9
ID Locations
Four memory locations (2000h-2003h) are designated
as ID locations where the user can store checksum or
other code identification numbers. These locations are
not accessible during normal execution but are
readable and writable during Program/Verify mode.
Only the Least Significant 7 bits of the ID locations are
used.
Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1
Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4
OSC1
CLKOUT(4)
INT pin
INTF flag
(INTCON reg.)
GIE bit
(INTCON reg.)
Instruction Flow
PC
Instruction
Fetched
Instruction
Executed
PC
PC + 1
PC + 2
Inst(PC) = Sleep
Inst(PC – 1)
Inst(PC + 1)
Sleep
Processor in
Sleep
Interrupt Latency(3)
Inst(PC + 2)
Inst(PC + 1)
Inst(0004h)
Inst(0005h)
Inst(0004h)
Dummy Cycle
PC + 2
0004h
0005h
Dummy Cycle
TOST(2)
PC + 2
Note
1:
XT, HS or LP Oscillator mode assumed.
2:
TOST = 1024 TOSC (drawing not to scale). This delay does not apply to EC, INTOSC and RC Oscillator modes.
3:
GIE = ‘1’ assumed. In this case after wake-up, the processor jumps to 0004h. If GIE = ‘0’, execution will continue in-line.
4:
CLKOUT is not available in XT, HS, LP or EC Oscillator modes, but shown here for timing reference.
Note:
The entire Flash program memory will be
erased when the code protection is turned
off. See the “PIC12F6XX/16F6XX Memory
Programming Specification” (DS41204)
for more information.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com