| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
PCA9541APW/01 bảng dữ liệu(PDF) 27 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
PCA9541APW/01 bảng dữ liệu(HTML) 27 Page - NXP Semiconductors |
|
27 / 45 page ![]() PCA9541A All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights reserved. Product data sheet Rev. 5 — 24 April 2014 27 of 45 NXP Semiconductors PCA9541A 2-to-1 I2C-bus master selector with interrupt logic and reset 9.5 Bus initialization/recovery to initialize slaves without hardware reset If the I2C-bus is hung, I2C-bus devices without a hardware reset pin (for example, Slave 1 and Slave 2 in Figure 22) can be isolated from the master by the PCA9541A/03. The PCA9541A/03 disconnects the bus when it is reset via the hardware reset line, restoring the master's control of the rest of the bus (for example, Slave 0). The bus master can then command the PCA9541A/03 to send 9 clock pulses/STOP condition to reset the downstream I2C-bus devices before they are reconnected to the master or leave the downstream devices isolated. Fig 21. Gatekeeper multiplexer application 002aae665 Z A Z B Z C Z D Z E Z F Z G Z H Fig 22. Bus initialization/recovery application 002aae666 PCA9541A/03 SLAVE 1 SDA SCL SLAVE 2 slave I2C-bus MASTER SLAVE 0 RESET SDA/SCL |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |