 |
công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
|
công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
MCP7940N-E/MS bảng dữ liệu(PDF) 5 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
MCP7940N-E/MS bảng dữ liệu(HTML) 5 Page - Microchip Technology |
|
|
5 / 58 page  2011-2022 Microchip Technology Inc. and its subsidiares DS20005010J-page 5 MCP7940N TABLE 1-2: AC CHARACTERISTICS AC CHARACTERISTICS Industrial (I): VCC = +1.8V to 5.5V TA = -40°C to +85°C Extended (E): VCC = +1.8V to 5.5V TA = -40°C to +125°C Param. No. Symbol Characteristic Minimum Typical Maximum Units Conditions 1FCLK Clock Frequency — — 100 kHz 1.8V VCC < 2.5V — — 400 kHz 2.5V VCC 5.5V 2THIGH Clock High Time 4000 — — ns 1.8V VCC < 2.5V 600 — — ns 2.5V VCC 5.5V 3TLOW Clock Low Time 4700 — — ns 1.8V VCC < 2.5V 1300 — — ns 2.5V VCC 5.5V 4TR SDA and SCL Rise Time —— 1000 ns 1.8V VCC < 2.5V (Note 1) —— 300 ns 2.5V VCC 5.5V (Note 1) 5TF SDA and SCL Fall Time —— 1000 ns 1.8V VCC < 2.5V (Note 1) —— 300 ns 2.5V VCC 5.5V (Note 1) 6THD:STA Start Condition Hold Time 4000 — — ns 1.8V VCC < 2.5V 600 — — ns 2.5V VCC 5.5V 7TSU:STA Start Condition Setup Time 4700 — — ns 1.8V VCC < 2.5V 600 — — ns 2.5V VCC 5.5V 8THD:DAT Data Input Hold Time 0 — — ns Note 2 9TSU:DAT Data Input Setup Time 250 — — ns 1.8V VCC < 2.5V 100 — — ns 2.5V VCC 5.5V 10 TSU:STO Stop Condition Setup Time 4000 — — ns 1.8V VCC < 2.5V 600 — — ns 2.5V VCC 5.5V 11 TAA Output Valid From Clock — — 3500 ns 1.8V VCC < 2.5V —— 900 ns 2.5V VCC 5.5V 12 TBUF Bus free time: Time the bus must be free before a new transmission can start 4700 — — ns 1.8V VCC < 2.5V 1300 — — ns 2.5V VCC 5.5V 13 TSP Input Filter Spike Suppression (SDA and SCL pins) — — 50 ns Note 1 14 TFVCC VCC fall time 300 — — s Note 1 15 TRVCC VCC rise time 0 — — s Note 1 16 FOSC Oscillator frequency — 32.768 — kHz 17 TOSF Oscillator timeout period 1 — — ms Note 1 Note 1: Not 100% tested. 2: As a transmitter, the device must provide an internal minimum delay time to bridge the undefined region (minimum 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions. |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Vietnamese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
